OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [sh64/] [compact/] [movl5.cgs] - Rev 840

Compare with Previous | Blame | View Log

# sh testcase for mov.l $rm, @($imm4x4, $rn) -*- Asm -*-
# mach: all
# as: -isa=shcompact
# ld: -m shelf32

        .include "compact/testutils.inc"

        start

setaddr:
        mov #30, r1
        shll8 r1

init:
        # Build up a distinctive bit pattern.
        mov #1, r0
        shll8 r0
        add #12, r0
        shll8 r0
        add #85, r0
        shll8 r0
        add #170, r0
        # Preserve.
        mov r0, r7

        mov.l r0, @(4, r1)
check:
        # Load it back.
        mov.l @(4, r1), r0
        cmp/eq r7, r0
        bf wrong

okay:   
        pass

wrong:
        fail

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.