OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [gdb/] [features/] [s390-core32.xml] - Rev 842

Compare with Previous | Blame | View Log

<?xml version="1.0"?>
<!-- Copyright (C) 2010 Free Software Foundation, Inc.

     Copying and distribution of this file, with or without modification,
     are permitted in any medium without royalty provided the copyright
     notice and this notice are preserved.  -->

<!DOCTYPE feature SYSTEM "gdb-target.dtd">
<feature name="org.gnu.gdb.s390.core">
  <reg name="pswm" bitsize="32" type="uint32" group="psw" save-restore="no"/>
  <reg name="pswa" bitsize="32" type="uint32" group="psw" save-restore="no"/>
  <reg name="r0" bitsize="32" type="uint32" group="general"/>
  <reg name="r1" bitsize="32" type="uint32" group="general"/>
  <reg name="r2" bitsize="32" type="uint32" group="general"/>
  <reg name="r3" bitsize="32" type="uint32" group="general"/>
  <reg name="r4" bitsize="32" type="uint32" group="general"/>
  <reg name="r5" bitsize="32" type="uint32" group="general"/>
  <reg name="r6" bitsize="32" type="uint32" group="general"/>
  <reg name="r7" bitsize="32" type="uint32" group="general"/>
  <reg name="r8" bitsize="32" type="uint32" group="general"/>
  <reg name="r9" bitsize="32" type="uint32" group="general"/>
  <reg name="r10" bitsize="32" type="uint32" group="general"/>
  <reg name="r11" bitsize="32" type="uint32" group="general"/>
  <reg name="r12" bitsize="32" type="uint32" group="general"/>
  <reg name="r13" bitsize="32" type="uint32" group="general"/>
  <reg name="r14" bitsize="32" type="uint32" group="general"/>
  <reg name="r15" bitsize="32" type="uint32" group="general"/>
</feature>

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.