URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc
[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [opcodes/] [ChangeLog-2008] - Rev 842
Compare with Previous | Blame | View Log
2008-12-30 Martin Schwidefsky <schwidefskyy@de.ibm.com>* s390-opc.txt: Add ptff instruction.2008-12-24 Jan Kratochvil <jan.kratochvil@redhat.com>* Makefile.am (CFILES, ALL_MACHINES): Add LM32 source and object files.* Makefile.in: Regenerate.2008-12-23 Jon Beniston <jon@beniston.com>* Makefile.am: Add LM32 object files and dependencies.* Makefile.in: Regenerate.* configure.in: Add LM32 target.* configure: Regenerate.* disassemble.c: Add LM32 disassembler.* cgen-asm.in: Update copyright year.* cgen-dis.in: Update copyright year.* cgen-ibld.in: Update copyright year.* lm32-asm.c: New file.* lm32-desc.c: New file.* lm32-desc.h: New file.* lm32-dis.c: New file.* lm32-ibld.c: New file.* lm32-opc.c: New file.* lm32-opc.h: New file.* lm32-opinst.c: New file.2008-12-23 H.J. Lu <hongjiu.lu@intel.com>* i386-dis.c (EXdS): New.(EXdVexS): Likewise.(EXqVexS): Likewise.(d_swap_mode): Likewise.(q_mode): Updated.(prefix_table): Use EXdS on movss and EXqS on movsd.(vex_len_table): Use EXdVexS on vmovss and EXqVexS on vmovsd.(intel_operand_size): Handle d_swap_mode.(OP_EX): Likewise.* i386-opc.h (S): Update comments.* i386-opc.tbl: Add S to movss, movsd, vmovss and vmovsd.* i386-tbl.h: Regenerated.2008-12-23 Nick Clifton <nickc@redhat.com>* po/ga.po: Updated Irish translation.2008-12-20 H.J. Lu <hongjiu.lu@intel.com>* i386-dis.c (EbS): New.(EvS): Likewise.(EMS): Likewise.(EXqS): Likewise.(EXxS): Likewise.(b_swap_mode): Likewise.(v_swap_mode): Likewise.(q_swap_mode): Likewise.(x_swap_mode): Likewise.(v_mode): Updated.(w_mode): Likewise.(t_mode): Likewise.(xmm_mode): Likewise.(swap_operand): Likewise.(dis386): Use EbS on movB. Use EvS on moveS.(dis386_twobyte): Use EXxS on movapX.(prefix_table): Use EXxS on movups, movupd, movdqu, movdqa,vmovups, vmovdqu, vmovdqa. Use EMS and EXqS on movq.(vex_table): Use EXxS on vmovapX.(vex_len_table): Use EXqS on vmovq.(intel_operand_size): Handle b_swap_mode, v_swap_mode,q_swap_mode and x_swap_mode.(OP_E_register): Handle b_swap_mode and v_swap_mode.(OP_EM): Handle v_swap_mode.(OP_EX): x_swap_mode and q_swap_mode.* i386-gen.c (opcode_modifiers): Add S.* i386-opc.h (S): New.(Modrm): Updated.(i386_opcode_modifier): Add s.* i386-opc.tbl: Add S to movapd, movaps, movdqa, movdqu, movq,movupd, movups, vmovapd, vmovaps, vmovdqa, vmovdqu and vmovq.* i386-tbl.h: Regenerated.2008-12-18 H.J. Lu <hongjiu.lu@intel.com>* i386-dis.c (mnemonicendp): New.(op): Likewise.(print_insn): Use mnemonicendp.(OP_3DNowSuffix): Likewise.(CMP_Fixup): Likewise.(CMPXCHG8B_Fixup): Likewise.(CRC32_Fixup): Likewise.(OP_DREX_FCMP): Likewise.(OP_DREX_ICMP): Likewise.(VZERO_Fixup): Likewise.(VCMP_Fixup): Likewise.(PCLMUL_Fixup): Likewise.(VPERMIL2_Fixup): Likewise.(MOVBE_Fixup): Likewise.(putop): Update mnemonicendp.(oappend): Use stpcpy.(simd_cmp_op): Changed to struct op.(vex_cmp_op): Likewise.(pclmul_op): Likewise.(vpermil2_op): Likewise.2008-12-18 Ralf Wildenhues <Ralf.Wildenhues@gmx.de>* configure: Regenerate.2008-12-15 Richard Earnshaw <rearnsha@arm.com>* arm-dis.c (coprocessor_opcodes): Disassemble VFP instructions usingunified syntax.2008-12-08 H.J. Lu <hongjiu.lu@intel.com>* i386-gen.c (opcode_modifiers): Move VexNDS before VexNDD.2008-12-08 H.J. Lu <hongjiu.lu@intel.com>* i386-dis.c (putop): Remove strayed comments.2008-12-04 Ben Elliston <bje@au.ibm.com>* ppc-dis.c (powerpc_init_dialect): Do not set PPC_OPCODE_BOOKEfor -Mbooke.(print_ppc_disassembler_options): Update usage.* ppc-opc.c (DE, DES, DEO, DE_MASK): Remove.(BOOKE64): Remove.(PPCCHLK64): Likewise.(powerpc_opcodes): Remove all BOOKE64 instructions.2008-11-28 Joshua Kinard <kumba@gentoo.org>* mips-dis.c (mips_arch_choices): Add r14000, r16000.2008-11-27 M R Swami Reddy <MR.Swami.Reddy@nsc.com>* cr16-dis.c (match_opcode): Truncate mcode to 32 bit andadjusted the mask for 32-bit branch instruction.2008-11-27 Alan Modra <amodra@bigpond.net.au>* ppc-opc.c (extract_sprg): Correct operand range check.2008-11-26 Andreas Schwab <schwab@suse.de>* m68k-dis.c (NEXTBYTE, NEXTWORD, NEXTLONG, NEXTULONG, NEXTSINGLE)(NEXTDOUBLE, NEXTEXTEND, NEXTPACKED): Fix error handling.(save_printer, save_print_address): Remove.(fetch_data): Don't use them.(match_insn_m68k): Always restore printing functions.(print_insn_m68k): Don't save/restore printing functions.2008-11-25 Nick Clifton <nickc@redhat.com>* m68k-dis.c: Rewrite to remove use of setjmp/longjmp.2008-11-18 Catherine Moore <clm@codesourcery.com>* arm-dis.c (coprocessor_opcodes): Add half-precision vcvtinstructions.(neon_opcodes): Likewise.(print_insn_coprocessor): Print 't' or 'b' for vcvtinstructions.2008-11-14 Tristan Gingold <gingold@adacore.com>* makefile.vms (OBJS): Update list of objects.(DEFS): Update(CFLAGS): Update.2008-11-06 Chao-ying Fu <fu@mips.com>* mips-opc.c (synciobdma, syncs, syncw, syncws): Move thesebefore sync.(sync): New instruction with 5-bit sync type.* mips-dis.c (print_insn_args): Add case '1' to print 5-bit values.2008-11-06 Nick Clifton <nickc@redhat.com>* avr-dis.c: Replace uses of sprintf without a format string withcalls to strcpy.2008-11-03 H.J. Lu <hongjiu.lu@intel.com>* i386-opc.tbl: Add cmovpe and cmovpo.* i386-tbl.h: Regenerated.2008-10-22 Nick Clifton <nickc@redhat.com>PR 6937* configure.in (SHARED_LIBADD): Revert previous change.Add a comment explaining why.(SHARED_DEPENDENCIES): Revert previous change.* configure: Regenerate.2008-10-10 Nick Clifton <nickc@redhat.com>PR 6937* configure.in (SHARED_LIBADD): Add libiberty.a.(SHARED_DEPENDENCIES): Add libiberty.a.2008-09-30 H.J. Lu <hongjiu.lu@intel.com>* i386-gen.c: Include "hashtab.h".(next_field): Take a new argument, last. Check last.(process_i386_cpu_flag): Updated.(process_i386_opcode_modifier): Likewise.(process_i386_operand_type): Likewise.(process_i386_registers): Likewise.(output_i386_opcode): New.(opcode_hash_entry): Likewise.(opcode_hash_table): Likewise.(opcode_hash_hash): Likewise.(opcode_hash_eq): Likewise.(process_i386_opcodes): Use opcode hash table and opcode array.2008-09-30 Andreas Krebbel <Andreas.Krebbel@de.ibm.com>* s390-opc.txt (stdy, stey): Fix description2008-09-30 Alan Modra <amodra@bigpond.net.au>* Makefile.am: Run "make dep-am".* Makefile.in: Regenerate.2008-09-29 H.J. Lu <hongjiu.lu@intel.com>* aclocal.m4: Regenerated.* configure: Likewise.* Makefile.in: Likewise.2008-09-29 Nick Clifton <nickc@redhat.com>* po/vi.po: Updated Vietnamese translation.* po/fr.po: Updated French translation.2008-09-26 Florian Krohm <fkrohm@us.ibm.com>* s390-opc.txt (thder, thdr): Change RRE_RR to RRE_FF.(cfxr, cfdr, cfer, clclu): Add esa flag.(sqd): Instruction added.(qadtr, qaxtr): Change RRF_FFFU to RRF_FUFF.* s390-opc.c: (INSTR_RRF_FFFU, MASK_RRF_FFFU): Removed.2008-09-14 Arnold Metselaar <arnold.metselaar@planet.nl>* z80-dis.c (prt_rr_nn): Fix register pair for two byte opcodes.(tab_elt opc_ed): Add "ld r,a" and "ld r,a" instructions.2008-09-11 H.J. Lu <hongjiu.lu@intel.com>* i386-opc.tbl: Fix memory operand size for cmpXXXs[sd].* i386-tbl.h: Regenerated.2008-08-28 Jan Beulich <jbeulich@novell.com>* i386-dis.c (dis386): Adjust far return mnemonics.* i386-opc.tbl: Add retf.* i386-tbl.h: Re-generate.2008-08-28 Jan Beulich <jbeulich@novell.com>* i386-dis.c (dis386_twobyte): Adjust cmovXX mnemonics.2008-08-28 H.J. Lu <hongjiu.lu@intel.com>* ia64-dis.c (print_insn_ia64): Handle cr.iib0 and cr.iib1.* ia64-gen.c (lookup_specifier): Likewise.* ia64-ic.tbl: Add support for cr.iib0 and cr.iib1.* ia64-raw.tbl: Likewise.* ia64-waw.tbl: Likewise.* ia64-asmtab.c: Regenerated.2008-08-27 H.J. Lu <hongjiu.lu@intel.com>* i386-opc.tbl: Correct fidivr operand size.* i386-tbl.h: Regenerated.2008-08-24 Alan Modra <amodra@bigpond.net.au>* configure.in: Update a number of obsolete autoconf macros.* aclocal.m4: Regenerate.2008-08-20 H.J. Lu <hongjiu.lu@intel.com>AVX Programming Reference (August, 2008)* i386-dis.c (PREFIX_VEX_38DB): New.(PREFIX_VEX_38DC): Likewise.(PREFIX_VEX_38DD): Likewise.(PREFIX_VEX_38DE): Likewise.(PREFIX_VEX_38DF): Likewise.(PREFIX_VEX_3ADF): Likewise.(VEX_LEN_38DB_P_2): Likewise.(VEX_LEN_38DC_P_2): Likewise.(VEX_LEN_38DD_P_2): Likewise.(VEX_LEN_38DE_P_2): Likewise.(VEX_LEN_38DF_P_2): Likewise.(VEX_LEN_3ADF_P_2): Likewise.(PREFIX_VEX_3A04): Updated.(VEX_LEN_3A06_P_2): Likewise.(prefix_table): Add PREFIX_VEX_38DB, PREFIX_VEX_38DC,PREFIX_VEX_38DD, PREFIX_VEX_38DE and PREFIX_VEX_3ADF.(x86_64_table): Likewise.(vex_len_table): Add VEX_LEN_38DB_P_2, VEX_LEN_38DC_P_2,VEX_LEN_38DD_P_2, VEX_LEN_38DE_P_2, VEX_LEN_38DF_P_2 andVEX_LEN_3ADF_P_2.* i386-opc.tbl: Add AES + AVX instructions.* i386-init.h: Regenerated.* i386-tbl.h: Likewise.2008-08-15 Andreas Krebbel <Andreas.Krebbel@de.ibm.com>* s390-opc.c (INSTR_RRF_FFRU, MASK_RRF_FFRU): New instruction format.* s390-opc.txt (lxr, rrdtr, rrxtr): Fix instruction format.2008-08-15 Alan Modra <amodra@bigpond.net.au>PR 6526* configure.in: Invoke AC_USE_SYSTEM_EXTENSIONS.* Makefile.in: Regenerate.* aclocal.m4: Regenerate.* config.in: Regenerate.* configure: Regenerate.2008-08-14 Sebastian Huber <sebastian.huber@embedded-brains.de>PR 6825* ppc-opc.c (powerpc_opcodes): Enable rfci, mfpmr, mtpmr for e300.2008-08-12 H.J. Lu <hongjiu.lu@intel.com>* i386-opc.tbl: Add syscall and sysret for Cpu64.* i386-tbl.h: Regenerated.2008-08-04 Alan Modra <amodra@bigpond.net.au>* Makefile.am (POTFILES.in): Set LC_ALL=C.* Makefile.in: Regenerate.* po/POTFILES.in: Regenerate.2008-08-01 Peter Bergner <bergner@vnet.ibm.com>* ppc-dis.c (powerpc_init_dialect): Handle power7 and vsx options.(print_insn_powerpc): Prepend 'vs' when printing VSX registers.(print_ppc_disassembler_options): Document -Mpower7 and -Mvsx.* ppc-opc.c (insert_xt6): New static function.(extract_xt6): Likewise.(insert_xa6): Likewise.(extract_xa6: Likewise.(insert_xb6): Likewise.(extract_xb6): Likewise.(insert_xb6s): Likewise.(extract_xb6s): Likewise.(XS6, XT6, XA6, XB6, XB6S, DM, XX3, XX3DM, XX1_MASK, XX3_MASK,XX3DM_MASK, PPCVSX): New.(powerpc_opcodes): Add opcodes "lxvd2x", "lxvd2ux", "stxvd2x","stxvd2ux", "xxmrghd", "xxmrgld", "xxpermdi", "xvmovdp", "xvcpsgndp".2008-08-01 Pedro Alves <pedro@codesourcery.com>* Makefile.am ($(srcdir)/ia64-asmtab.c): Remove line continuation.* Makefile.in: Regenerate.2008-08-01 H.J. Lu <hongjiu.lu@intel.com>* i386-reg.tbl: Use Dw2Inval on AVX registers.* i386-tbl.h: Regenerated.2008-07-30 Michael J. Eager <eager@eagercon.com>* ppc-dis.c (print_insn_powerpc): Disassemble FSL/FCR/UDI fields.* ppc-opc.c (powerpc_operands): Add Xilinx APU related operands.(insert_sprg, PPC405): Use PPC_OPCODE_405.(powerpc_opcodes): Add Xilinx APU related opcodes.2008-07-30 Alan Modra <amodra@bigpond.net.au>* bfin-dis.c, cris-dis.c, i386-dis.c, or32-opc.c: Silence gcc warnings.2008-07-10 Richard Sandiford <rdsandiford@googlemail.com>* mips-dis.c (_print_insn_mips): Use ELF_ST_IS_MIPS16.2008-07-07 Adam Nemet <anemet@caviumnetworks.com>* mips-opc.c (CP): New macro.(mips_builtin_opcodes): Mark c0, c2 and c3 as CP. Add Octeon to themembership of di, dmfc0, dmtc0, ei, mfc0 and mtc0. Add dmfc2 anddmtc2 Octeon instructions.2008-07-07 Stan Shebs <stan@codesourcery.com>* dis-init.c (init_disassemble_info): Init endian_code field.* arm-dis.c (print_insn): Disassemble code according tosetting of endian_code.(print_insn_big_arm): Detect when BE8 extension flag has been set.2008-06-30 Richard Sandiford <rdsandiford@googlemail.com>* mips-dis.c (_print_insn_mips): Use bfd_asymbol_flavour to checkfor ELF symbols.2008-06-25 Peter Bergner <bergner@vnet.ibm.com>* ppc-dis.c (powerpc_init_dialect): Handle -M464.(print_ppc_disassembler_options): Likewise.* ppc-opc.c (PPC464): Define.(powerpc_opcodes): Add mfdcrux and mtdcrux.2008-06-17 Ralf Wildenhues <Ralf.Wildenhues@gmx.de>* configure: Regenerate.2008-06-13 Peter Bergner <bergner@vnet.ibm.com>* ppc-dis.c (print_insn_powerpc): Update prototye to use newppc_cpu_t typedef.(struct dis_private): New.(POWERPC_DIALECT): New define.(powerpc_dialect): Renamed to...(powerpc_init_dialect): This. Update to use ppc_cpu_t andstruct dis_private.(print_insn_big_powerpc): Update for using structure ininfo->private_data.(print_insn_little_powerpc): Likewise.(operand_value_powerpc): Change type of dialect param to ppc_cpu_t.(skip_optional_operands): Likewise.(print_insn_powerpc): Likewise. Remove initialization of dialect.* ppc-opc.c (extract_bat, extract_bba, extract_bdm, extract_bdp,extract_bo, extract_boe, extract_fxm, extract_mb6, extract_mbe,extract_nb, extract_nsi, extract_rbs, extract_sh6, extract_spr,extract_sprg, extract_tbr insert_bat, insert_bba, insert_bdm,insert_bdp, insert_bo, insert_boe, insert_fxm, insert_mb6, insert_mbe,insert_nsi, insert_ral, insert_ram, insert_raq, insert_ras, insert_rbs,insert_sh6, insert_spr, insert_sprg, insert_tbr): Change the dialectparam to be of type ppc_cpu_t. Update prototype.2008-06-12 Adam Nemet <anemet@caviumnetworks.com>* mips-dis.c (print_insn_args): Handle field descriptors +x, +p,+s, +S.* mips-opc.c (mips_builtin_opcodes): Add Octeon instructionsbaddu, bbit*, cins*, dmul, pop, dpop, exts*, mtm*, mtp*, syncs,syncw, syncws, vm3mulu, vm0 and vmulu.* mips-dis.c (print_insn_args): Handle field descriptor +Q.* mips-opc.c (mips_builtin_opcodes): Add Octeon instructions seq,seqi, sne and snei.2008-05-30 H.J. Lu <hongjiu.lu@intel.com>* i386-opc.tbl: Add vmovd with 64bit operand.* i386-tbl.h: Regenerated.2008-05-27 Martin Schwidefsky <schwidefsky@de.ibm.com>* s390-opc.c (INSTR_RRF_R0RR): Fix RRF_R0RR operand format.2008-05-22 H.J. Lu <hongjiu.lu@intel.com>* i386-opc.tbl: Add NoAVX to cvtpd2pi, cvtpi2pd and cvttpd2pi.* i386-tbl.h: Regenerated.2008-05-22 H.J. Lu <hongjiu.lu@intel.com>PR gas/6517* i386-opc.tbl: Break cvtsi2ss/cvtsi2sd/vcvtsi2sd/vcvtsi2ssinto 32bit and 64bit. Remove Reg64|Qword and addIgnoreSize|No_qSuf on 32bit version.* i386-tbl.h: Regenerated.2008-05-21 H.J. Lu <hongjiu.lu@intel.com>* i386-opc.tbl: Add NoAVX to movdq2q and movq2dq.* i386-tbl.h: Regenerated.2008-05-21 M R Swami Reddy <MR.Swami.Reddy@nsc.com>* cr16-dis.c (build_mask): Adjust the mask for 32-bit bcond.2008-05-14 Alan Modra <amodra@bigpond.net.au>* Makefile.am: Run "make dep-am".* Makefile.in: Regenerate.2008-05-02 H.J. Lu <hongjiu.lu@intel.com>* i386-dis.c (MOVBE_Fixup): New.(Mo): Likewise.(PREFIX_0F3880): Likewise.(PREFIX_0F3881): Likewise.(PREFIX_0F38F0): Updated.(prefix_table): Add PREFIX_0F3880 and PREFIX_0F3881. UpdatePREFIX_0F38F0 and PREFIX_0F38F1 for movbe.(three_byte_table): Use PREFIX_0F3880 and PREFIX_0F3881.* i386-gen.c (cpu_flag_init): Add CPU_MOVBE_FLAGS andCPU_EPT_FLAGS.(cpu_flags): Add CpuMovbe and CpuEPT.* i386-opc.h (CpuMovbe): New.(CpuEPT): Likewise.(CpuLM): Updated.(i386_cpu_flags): Add cpumovbe and cpuept.* i386-opc.tbl: Add entries for movbe and EPT instructions.* i386-init.h: Regenerated.* i386-tbl.h: Likewise.2008-04-29 Adam Nemet <anemet@caviumnetworks.com>* mips-opc.c (mips_builtin_opcodes): Set field `match' to 0 forthe two drem and the two dremu macros.2008-04-28 Adam Nemet <anemet@caviumnetworks.com>* mips-opc.c (mips_builtin_opcodes): Mark prefx and c1instructions FP_S. Mark l.s, li.s, lwc1, swc1, s.s, trunc.w.s andcop1 macros INSN2_M_FP_S. Mark l.d, li.d, ldc1 and sdc1 macrosINSN2_M_FP_D. Mark trunc.w.d macro INSN2_M_FP_S and INSN2_M_FP_D.2008-04-25 David S. Miller <davem@davemloft.net>* sparc-dis.c: Emit %stick instead of %sys_tick, and %stick_cmprinstead of %sys_tick_cmpr, as suggested in architecture manuals.2008-04-23 Paolo Bonzini <bonzini@gnu.org>* aclocal.m4: Regenerate.* configure: Regenerate.2008-04-23 David S. Miller <davem@davemloft.net>* sparc-opc.c (asi_table): Add UltraSPARC and Niagaraextended values.(prefetch_table): Add missing values.2008-04-22 H.J. Lu <hongjiu.lu@intel.com>* i386-gen.c (opcode_modifiers): Add NoAVX.* i386-opc.h (NoAVX): New.(OldGcc): Updated.(i386_opcode_modifier): Add noavx.* i386-opc.tbl: Add NoAVX to SSE, SSE2, SSE3 and SSSE3instructions which don't have AVX equivalent.* i386-tbl.h: Regenerated.2008-04-18 H.J. Lu <hongjiu.lu@intel.com>* i386-dis.c (OP_VEX_FMA): New.(OP_EX_VexImmW): Likewise.(VexFMA): Likewise.(Vex128FMA): Likewise.(EXVexImmW): Likewise.(get_vex_imm8): Likewise.(OP_EX_VexReg): Likewise.(vex_i4_done): Renamed to ...(vex_w_done): This.(prefix_table): Replace EXVexW with EXVexImmW on vpermil2psand vpermil2pd. Replace Vex/Vex128 with VexFMA/Vex128FMA onFMA instructions.(print_insn): Updated.(OP_EX_VexW): Rewrite to swap register in VEX with EX.(OP_REG_VexI4): Check invalid high registers.2008-04-16 Dwarakanath Rajagopal <dwarak.rajagopal@amd.com>Michael Meissner <michael.meissner@amd.com>* i386-opc.tbl: Fix protX to allow memory in the middle operand.* i386-tbl.h: Regenerate from i386-opc.tbl.2008-04-14 Edmar Wienskoski <edmar@freescale.com>* ppc-dis.c (powerpc_dialect): Handle "e500mc". Extend "e500" toaccept Power E500MC instructions.(print_ppc_disassembler_options): Document -Me500mc.* ppc-opc.c (DUIS, DUI, T): New.(XRT, XRTRA): Likewise.(E500MC): Likewise.(powerpc_opcodes): Add new Power E500MC instructions.2008-04-10 Andreas Krebbel <krebbel1@de.ibm.com>* s390-dis.c (init_disasm): Evaluate disassembler_options.(print_s390_disassembler_options): New function.* disassemble.c (disassembler_usage): Invokeprint_s390_disassembler_options.2008-04-10 Andreas Krebbel <krebbel1@de.ibm.com>* s390-mkopc.c (insertExpandedMnemonic): Expand string sizesof local variables used for mnemonic parsing: prefix, suffix andnumber.2008-04-10 Andreas Krebbel <krebbel1@de.ibm.com>* s390-mkopc.c (s390_cond_ext_format): Add back the mnemonicextensions for conditional jumps (o, p, m, nz, z, nm, np, no).(s390_crb_extensions): New extensions table.(insertExpandedMnemonic): Handle '$' tag.* s390-opc.txt: Remove conditional jump variants which can nowbe expanded automatically.Replace '*' tag with '$' in the compare and branch instructions.2008-04-07 H.J. Lu <hongjiu.lu@intel.com>* i386-dis.c (PREFIX_VEX_38XX): Add a tab.(PREFIX_VEX_3AXX): Likewis.2008-04-07 H.J. Lu <hongjiu.lu@intel.com>* i386-opc.tbl: Remove 4 extra blank lines.2008-04-04 H.J. Lu <hongjiu.lu@intel.com>* i386-gen.c (cpu_flag_init): Replace CPU_CLMUL_FLAGS/CpuCLMULwith CPU_PCLMUL_FLAGS/CpuPCLMUL.(cpu_flags): Replace CpuCLMUL with CpuPCLMUL.* i386-opc.tbl: Likewise.* i386-opc.h (CpuCLMUL): Renamed to ...(CpuPCLMUL): This.(CpuFMA): Updated.(i386_cpu_flags): Replace cpuclmul with cpupclmul.* i386-init.h: Regenerated.2008-04-03 H.J. Lu <hongjiu.lu@intel.com>* i386-dis.c (OP_E_register): New.(OP_E_memory): Likewise.(OP_VEX): Likewise.(OP_EX_Vex): Likewise.(OP_EX_VexW): Likewise.(OP_XMM_Vex): Likewise.(OP_XMM_VexW): Likewise.(OP_REG_VexI4): Likewise.(PCLMUL_Fixup): Likewise.(VEXI4_Fixup): Likewise.(VZERO_Fixup): Likewise.(VCMP_Fixup): Likewise.(VPERMIL2_Fixup): Likewise.(rex_original): Likewise.(rex_ignored): Likewise.(Mxmm): Likewise.(XMM): Likewise.(EXxmm): Likewise.(EXxmmq): Likewise.(EXymmq): Likewise.(Vex): Likewise.(Vex128): Likewise.(Vex256): Likewise.(VexI4): Likewise.(EXdVex): Likewise.(EXqVex): Likewise.(EXVexW): Likewise.(EXdVexW): Likewise.(EXqVexW): Likewise.(XMVex): Likewise.(XMVexW): Likewise.(XMVexI4): Likewise.(PCLMUL): Likewise.(VZERO): Likewise.(VCMP): Likewise.(VPERMIL2): Likewise.(xmm_mode): Likewise.(xmmq_mode): Likewise.(ymmq_mode): Likewise.(vex_mode): Likewise.(vex128_mode): Likewise.(vex256_mode): Likewise.(USE_VEX_C4_TABLE): Likewise.(USE_VEX_C5_TABLE): Likewise.(USE_VEX_LEN_TABLE): Likewise.(VEX_C4_TABLE): Likewise.(VEX_C5_TABLE): Likewise.(VEX_LEN_TABLE): Likewise.(REG_VEX_XX): Likewise.(MOD_VEX_XXX): Likewise.(PREFIX_0F38DB..PREFIX_0F38DF): Likewise.(PREFIX_0F3A44): Likewise.(PREFIX_0F3ADF): Likewise.(PREFIX_VEX_XXX): Likewise.(VEX_OF): Likewise.(VEX_OF38): Likewise.(VEX_OF3A): Likewise.(VEX_LEN_XXX): Likewise.(vex): Likewise.(need_vex): Likewise.(need_vex_reg): Likewise.(vex_i4_done): Likewise.(vex_table): Likewise.(vex_len_table): Likewise.(OP_REG_VexI4): Likewise.(vex_cmp_op): Likewise.(pclmul_op): Likewise.(vpermil2_op): Likewise.(m_mode): Updated.(es_reg): Likewise.(PREFIX_0F38F0): Likewise.(PREFIX_0F3A60): Likewise.(reg_table): Add REG_VEX_71...REG_VEX_73 and REG_VEX_AE.(prefix_table): Add PREFIX_0F38DB..PREFIX_0F38DF, PREFIX_0F3ADFand PREFIX_VEX_XXX entries.(x86_64_table): Use VEX_C4_TABLE and VEX_C5_TABLE.(three_byte_table): Use PREFIX_0F38DB..PREFIX_0F38DF andPREFIX_0F3ADF.(mod_table): Use VEX_C4_TABLE, VEX_C5_TABLE and VEX_LEN_TABLE.Add MOD_VEX_XXX entries.(ckprefix): Initialize rex_original and rex_ignored. Store theREX byte in rex_original.(get_valid_dis386): Handle the implicit prefix in VEX prefixbytes and USE_VEX_LEN_TABLE/USE_VEX_C4_TABLE/USE_VEX_C5_TABLE.(print_insn): Set need_vex/need_vex_reg/vex_i4_done to 0 beforecalling get_valid_dis386. Use rex_original and rex_ignored whenprinting out REX.(putop): Handle "XY".(intel_operand_size): Handle VEX, xmm_mode, xmmq_mode andymmq_mode.(OP_E_extended): Updated to use OP_E_register andOP_E_memory.(OP_XMM): Handle VEX.(OP_EX): Likewise.(XMM_Fixup): Likewise.(CMP_Fixup): Use ARRAY_SIZE.* i386-gen.c (cpu_flag_init): Add CpuAES, CPU_CLMUL_FLAGS,CPU_FMA_FLAGS and CPU_AVX_FLAGS.(operand_type_init): Add OPERAND_TYPE_REGYMM andOPERAND_TYPE_VEX_IMM4.(cpu_flags): Add CpuAVX, CpuAES, CpuCLMUL and CpuFMA.(opcode_modifiers): Add Implicit1stXmm0, Vex, Vex256, VexNDD,VexNDS, VexW0, VexW1, Vex0F, Vex0F38, Vex0F3A, Vex3Sources,VexImmExt and SSE2AVX.(operand_types): Add RegYMM, Ymmword and Vex_Imm4.* i386-opc.h (CpuAVX): New.(CpuAES): Likewise.(CpuCLMUL): Likewise.(CpuFMA): Likewise.(Vex): Likewise.(Vex256): Likewise.(VexNDS): Likewise.(VexNDD): Likewise.(VexW0): Likewise.(VexW1): Likewise.(Vex0F): Likewise.(Vex0F38): Likewise.(Vex0F3A): Likewise.(Vex3Sources): Likewise.(VexImmExt): Likewise.(SSE2AVX): Likewise.(RegYMM): Likewise.(Ymmword): Likewise.(Vex_Imm4): Likewise.(Implicit1stXmm0): Likewise.(CpuXsave): Updated.(CpuLM): Likewise.(ByteOkIntel): Likewise.(OldGcc): Likewise.(Control): Likewise.(Unspecified): Likewise.(OTMax): Likewise.(i386_cpu_flags): Add cpuavx, cpuaes, cpuclmul and cpufma.(i386_opcode_modifier): Add implicit1stxmm0, vex, vex256,vexnds, vexndd, vexw0, vexw1, vex0f, vex0f38, vex0f3a,vex3sources, veximmext and sse2avx.(i386_operand_type): Add regymm, ymmword and vex_imm4.* i386-opc.tbl: Add AES, CLMUL, AVX and FMA new instructions.* i386-reg.tbl: Add AVX registers, ymm0..ymm15.* i386-init.h: Regenerated.* i386-tbl.h: Likewise.2008-03-26 Bernd Schmidt <bernd.schmidt@analog.com>From Robin Getz <robin.getz@analog.com>* bfin-dis.c (bu32): Typedef.(enum const_forms_t): Add c_uimm32 and c_huimm32.(constant_formats[]): Add uimm32 and huimm16.(fmtconst_val): New.(uimm32): Define.(huimm32): Define.(imm16_val): Define.(luimm16_val): Define.(struct saved_state): Define.(GREG, DPREG, DREG, PREG, SPREG, FPREG, IREG, MREG, BREG, LREG,A0XREG, A0WREG, A1XREG, A1WREG,CCREG, LC0REG, LT0REG, LB0REG,LC1REG, LT1REG, LB1REG, RETSREG, PCREG): Define.(get_allreg): New.(decode_LDIMMhalf_0): Print out the whole register value.From Jie Zhang <jie.zhang@analog.com>* bfin-dis.c (decode_dsp32mac_0): Decode (IU) option formultiply and multiply-accumulate to data register instruction.* bfin-dis.c: (c_uimm4s4d, c_imm5d, c_imm7d, c_imm16d, c_uimm16s4d,c_imm32, c_huimm32e): Define.(constant_formats): Add flags for printing decimal, leading spaces, andexact symbols.(comment, parallel): Add global flags in all disassembly.(fmtconst): Take advantage of new flags, and print default in hex.(fmtconst_val): Likewise.(decode_macfunc): Be consistant with spaces, tabs, comments,capitalization in disassembly, fix minor coding style issues.(reg_names, amod0, amod1, amod0amod2, aligndir, get_allreg): Likewise.(decode_ProgCtrl_0, decode_PushPopMultiple_0, decode_CCflag_0,decode_CC2dreg_0, decode_CC2stat_0, decode_BRCC_0, decode_UJUMP_0,decode_REGMV_0, decode_ALU2op_0, decode_PTR2op_0, decode_LOGI2op_0,decode_COMP3op_0, decode_COMPI2opD_0, decode_COMPI2opP_0,decode_LDSTpmod_0, decode_dagMODim_0, decode_dagMODik_0,decode_dspLDST_0, decode_LDST_0, decode_LDSTiiFP_0, decode_LDSTii_0,decode_LoopSetup_0, decode_LDIMMhalf_0, decode_CALLa_0,decode_LDSTidxI_0, decode_linkage_0, decode_dsp32alu_0,decode_dsp32shift_0, decode_dsp32shiftimm_0, decode_pseudodbg_assert_0,_print_insn_bfin, print_insn_bfin): Likewise.2008-03-17 Ralf Wildenhues <Ralf.Wildenhues@gmx.de>* aclocal.m4: Regenerate.* configure: Likewise.* Makefile.in: Likewise.2008-03-13 Alan Modra <amodra@bigpond.net.au>* Makefile.am: Run "make dep-am".* Makefile.in: Regenerate.* configure: Regenerate.2008-03-07 Alan Modra <amodra@bigpond.net.au>* ppc-opc.c (powerpc_opcodes): Order and format.2008-03-01 H.J. Lu <hongjiu.lu@intel.com>* i386-opc.tbl: Allow 16-bit near indirect branches for x86-64.* i386-tbl.h: Regenerated.2008-02-23 H.J. Lu <hongjiu.lu@intel.com>* i386-opc.tbl: Disallow 16-bit near indirect branches forx86-64.* i386-tbl.h: Regenerated.2008-02-21 Jan Beulich <jbeulich@novell.com>* i386-opc.tbl: Allow Dword for far indirect call. Allow Dwordand Fword for far indirect jmp. Allow Reg16 and Word for nearindirect jmp on x86-64. Disallow Fword for lcall.* i386-tbl.h: Re-generate.2008-02-18 M R Swami Reddy <MR.Swami.Reddy@nsc.com>* cr16-opc.c (cr16_num_optab): Defined2008-02-16 H.J. Lu <hongjiu.lu@intel.com>* i386-gen.c (operand_type_init): Add OPERAND_TYPE_INOUTPORTREG.* i386-init.h: Regenerated.2008-02-14 Nick Clifton <nickc@redhat.com>PR binutils/5524* configure.in (SHARED_LIBADD): Select the correct host specificfile extension for shared libraries.* configure: Regenerate.2008-02-13 Jan Beulich <jbeulich@novell.com>* i386-opc.h (RegFlat): New.* i386-reg.tbl (flat): Add.* i386-tbl.h: Re-generate.2008-02-13 Jan Beulich <jbeulich@novell.com>* i386-dis.c (a_mode): New.(cond_jump_mode): Adjust.(Ma): Change to a_mode.(intel_operand_size): Handle a_mode.* i386-opc.tbl: Allow Dword and Qword for bound.* i386-tbl.h: Re-generate.2008-02-13 Jan Beulich <jbeulich@novell.com>* i386-gen.c (process_i386_registers): Process new fields.* i386-opc.h (reg_entry): Shrink reg_flags and reg_num tounsigned char. Add dw2_regnum and Dw2Inval.* i386-reg.tbl: Provide initializers for dw2_regnum. Add pseudoregister names.* i386-tbl.h: Re-generate.2008-02-11 H.J. Lu <hongjiu.lu@intel.com>* i386-gen.c (cpu_flag_init): Add CPU_XSAVE_FLAGS.* i386-init.h: Updated.2008-02-11 H.J. Lu <hongjiu.lu@intel.com>* i386-gen.c (cpu_flags): Add CpuXsave.* i386-opc.h (CpuXsave): New.(CpuLM): Updated.(i386_cpu_flags): Add cpuxsave.* i386-dis.c (MOD_0FAE_REG_4): New.(RM_0F01_REG_2): Likewise.(MOD_0FAE_REG_5): Updated.(RM_0F01_REG_3): Likewise.(reg_table): Use MOD_0FAE_REG_4.(mod_table): Use RM_0F01_REG_2. Add MOD_0FAE_REG_4. Updatedfor xrstor.(rm_table): Add RM_0F01_REG_2.* i386-opc.tbl: Add xsave, xrstor, xgetbv and xsetbv.* i386-init.h: Regenerated.* i386-tbl.h: Likewise.2008-02-11 Jan Beulich <jbeulich@novell.com>* i386-opc.tbl: Remove Disp32S from CpuNo64 opcodes. RemoveDisp16 from Cpu64 non-jump opcodes (including loop and j?cxz).* i386-tbl.h: Re-generate.2008-02-04 H.J. Lu <hongjiu.lu@intel.com>PR 5715* configure: Regenerated.2008-02-04 Adam Nemet <anemet@caviumnetworks.com>* mips-dis.c: Update copyright.(mips_arch_choices): Add Octeon.* mips-opc.c: Update copyright.(IOCT): New macro.(mips_builtin_opcodes): Add Octeon instruction synciobdma.2008-01-29 Alan Modra <amodra@bigpond.net.au>* ppc-opc.c: Support optional L form mtmsr.2008-01-24 H.J. Lu <hongjiu.lu@intel.com>* i386-dis.c (OP_E_extended): Handle r12 like rsp.2008-01-23 H.J. Lu <hongjiu.lu@intel.com>* i386-gen.c (cpu_flag_init): Add CpuLM to CPU_GENERIC64_FLAGS.* i386-init.h: Regenerated.2008-01-23 Tristan Gingold <gingold@adacore.com>* ia64-dis.c (print_insn_ia64): Display symbolic name of ar.fcr,ar.eflag, ar.csd, ar.ssd, ar.cflg, ar.fsr, ar.fir and ar.fdr.2008-01-22 H.J. Lu <hongjiu.lu@intel.com>* i386-gen.c (cpu_flag_init): Remove CpuMMX2.(cpu_flags): Likewise.* i386-opc.h (CpuMMX2): Removed.(CpuSSE): Updated.* i386-opc.tbl: Replace CpuMMX2 with CpuSSE|Cpu3dnowA.* i386-init.h: Regenerated.* i386-tbl.h: Likewise.2008-01-22 H.J. Lu <hongjiu.lu@intel.com>* i386-gen.c (cpu_flag_init): Add CPU_VMX_FLAGS andCPU_SMX_FLAGS.* i386-init.h: Regenerated.2008-01-15 H.J. Lu <hongjiu.lu@intel.com>* i386-opc.tbl: Use Qword on movddup.* i386-tbl.h: Regenerated.2008-01-15 H.J. Lu <hongjiu.lu@intel.com>* i386-opc.tbl: Put back 16bit movsx/movzx for AT&T syntax.* i386-tbl.h: Regenerated.2008-01-15 H.J. Lu <hongjiu.lu@intel.com>* i386-dis.c (Mx): New.(PREFIX_0FC3): Likewise.(PREFIX_0FC7_REG_6): Updated.(dis386_twobyte): Use PREFIX_0FC3.(prefix_table): Add PREFIX_0FC3. Use Mq on movntq and movntsd.Use Mx on movntps, movntpd, movntdq and movntdqa. Use Md onmovntss.2008-01-14 H.J. Lu <hongjiu.lu@intel.com>* i386-gen.c (opcode_modifiers): Add IntelSyntax.(operand_types): Add Mem.* i386-opc.h (IntelSyntax): New.* i386-opc.h (Mem): New.(Byte): Updated.(Opcode_Modifier_Max): Updated.(i386_opcode_modifier): Add intelsyntax.(i386_operand_type): Add mem.* i386-opc.tbl: Remove Reg16 from movnti. Add sizes to moreinstructions.* i386-reg.tbl: Add size for accumulator.* i386-init.h: Regenerated.* i386-tbl.h: Likewise.2008-01-13 H.J. Lu <hongjiu.lu@intel.com>* i386-opc.h (Byte): Fix a typo.2008-01-12 H.J. Lu <hongjiu.lu@intel.com>PR gas/5534* i386-gen.c (operand_type_init): Add Dword toOPERAND_TYPE_ACC32. Add Qword to OPERAND_TYPE_ACC64.(opcode_modifiers): Remove CheckSize, Byte, Word, Dword,Qword and Xmmword.(operand_types): Add Byte, Word, Dword, Fword, Qword, Tbyte,Xmmword, Unspecified and Anysize.(set_bitfield): Make Mmword an alias of Qword. Make Owordan alias of Xmmword.* i386-opc.h (CheckSize): Removed.(Byte): Updated.(Word): Likewise.(Dword): Likewise.(Qword): Likewise.(Xmmword): Likewise.(FWait): Updated.(OTMax): Likewise.(i386_opcode_modifier): Remove checksize, byte, word, dword,qword and xmmword.(Fword): New.(TBYTE): Likewise.(Unspecified): Likewise.(Anysize): Likewise.(i386_operand_type): Add byte, word, dword, fword, qword,tbyte xmmword, unspecified and anysize.* i386-opc.tbl: Updated to use Byte, Word, Dword, Fword, Qword,Tbyte, Xmmword, Unspecified and Anysize.* i386-reg.tbl: Add size for accumulator.* i386-init.h: Regenerated.* i386-tbl.h: Likewise.2008-01-10 H.J. Lu <hongjiu.lu@intel.com>* i386-dis.c (REG_0F0E): Renamed to REG_0F0D.(REG_0F18): Updated.(reg_table): Updated.(dis386_twobyte): Updated. Use "nopQ" on 0x19 to 0x1e.(twobyte_has_modrm): Set 1 for 0x19 to 0x1e.2008-01-08 H.J. Lu <hongjiu.lu@intel.com>* i386-gen.c (set_bitfield): Use fail () on error.2008-01-08 H.J. Lu <hongjiu.lu@intel.com>* i386-gen.c (lineno): New.(filename): Likewise.(set_bitfield): Report filename and line numer on error.(process_i386_opcodes): Set filename and update lineno.(process_i386_registers): Likewise.2008-01-05 H.J. Lu <hongjiu.lu@intel.com>* i386-gen.c (opcode_modifiers): Rename IntelMnemonic toATTSyntax.* i386-opc.h (IntelMnemonic): Renamed to ..(ATTSyntax): This(Opcode_Modifier_Max): Updated.(i386_opcode_modifier): Remove intelmnemonic. Add attsyntaxand intelsyntax.* i386-opc.tbl: Remove IntelMnemonic and update with ATTSyntaxon fsub, fubp, fsubr, fsubrp, div, fdivp, fdivr and fdivrp.* i386-tbl.h: Regenerated.2008-01-04 H.J. Lu <hongjiu.lu@intel.com>* i386-gen.c: Update copyright to 2008.* i386-opc.h: Likewise.* i386-opc.tbl: Likewise.* i386-init.h: Regenerated.* i386-tbl.h: Likewise.2008-01-04 H.J. Lu <hongjiu.lu@intel.com>* i386-opc.tbl: Add NoRex64 to extractps, movmskpd, movmskps,pextrb, pextrw, pinsrb, pinsrw and pmovmskb.* i386-tbl.h: Regenerated.2008-01-03 H.J. Lu <hongjiu.lu@intel.com>* i386-gen.c (cpu_flag_init): Remove CpuSSE4_1_Or_5 andCpuSSE4_2_Or_ABM.(cpu_flags): Likewise.* i386-opc.h (CpuSSE4_1_Or_5): Removed.(CpuSSE4_2_Or_ABM): Likewise.(CpuLM): Updated.(i386_cpu_flags): Remove cpusse4_1_or_5 and cpusse4_2_or_abm.* i386-opc.tbl: Replace CpuSSE4_1_Or_5, CpuSSE4_2_Or_ABM andCpu686|CpuPadLock with CpuSSE4_1|CpuSSE5, CpuABM|CpuSSE4_2and CpuPadLock, respectively.* i386-init.h: Regenerated.* i386-tbl.h: Likewise.2008-01-03 H.J. Lu <hongjiu.lu@intel.com>* i386-gen.c (opcode_modifiers): Remove No_xSuf.* i386-opc.h (No_xSuf): Removed.(CheckSize): Updated.* i386-tbl.h: Regenerated.2008-01-02 H.J. Lu <hongjiu.lu@intel.com>* i386-gen.c (cpu_flag_init): Add CpuSSE4_2_Or_ABM toCPU_AMDFAM10_FLAGS, CPU_SSE4_2_FLAGS, CpuABM andCPU_SSE5_FLAGS.(cpu_flags): Add CpuSSE4_2_Or_ABM.* i386-opc.h (CpuSSE4_2_Or_ABM): New.(CpuLM): Updated.(i386_cpu_flags): Add cpusse4_2_or_abm.* i386-opc.tbl: Use CpuSSE4_2_Or_ABM instead ofCpuABM|CpuSSE4_2 on popcnt.* i386-init.h: Regenerated.* i386-tbl.h: Likewise.2008-01-02 H.J. Lu <hongjiu.lu@intel.com>* i386-opc.h: Update comments.2008-01-02 H.J. Lu <hongjiu.lu@intel.com>* i386-gen.c (opcode_modifiers): Use Qword instead of QWord.* i386-opc.h: Likewise.* i386-opc.tbl: Likewise.2008-01-02 H.J. Lu <hongjiu.lu@intel.com>PR gas/5534* i386-gen.c (opcode_modifiers): Add No_xSuf, CheckSize,Byte, Word, Dword, QWord and Xmmword.* i386-opc.h (No_xSuf): New.(CheckSize): Likewise.(Byte): Likewise.(Word): Likewise.(Dword): Likewise.(QWord): Likewise.(Xmmword): Likewise.(FWait): Updated.(i386_opcode_modifier): Add No_xSuf, CheckSize, Byte, Word,Dword, QWord and Xmmword.* i386-opc.tbl: Add CheckSize|QWord to movq if IgnoreSize isused.* i386-tbl.h: Regenerated.2008-01-02 Mark Kettenis <kettenis@gnu.org>* m88k-dis.c (instructions): Fix fcvt.* instructions.From Miod Vallat.For older changes see ChangeLog-2007Local Variables:mode: change-logleft-margin: 8fill-column: 74version-control: neverEnd: