OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [lm32/] [ChangeLog] - Rev 842

Compare with Previous | Blame | View Log

2010-02-11  Doug Evans  <dje@sebabeach.org>

        * cpu.h, * decode.c, * model.c, * sem-switch.c, * sem.c: Regenerate.

2010-01-09  Ralf Wildenhues  <Ralf.Wildenhues@gmx.de>

        * configure: Regenerate.

2010-01-05  Doug Evans  <dje@sebabeach.org>

        * cpu.h: Regenerate.
        * decode.c: Regenerate.

2010-01-02  Doug Evans  <dje@sebabeach.org>

        * arch.c, * arch.h, * cpu.c, * cpu.h, * cpuall.h, * decode.c,
        * decode.h, * model.c, * sem-switch.c, * sem.c: Regenerate, update
        copyright year.

2009-11-22  Doug Evans  <dje@sebabeach.org>

        * cpu.h: Regenerate.
        * cpuall.h: Regenerate.
        * decode.c: Regenerate.
        * decode.h: Regenerate.

2009-11-03  Doug Evans  <dje@sebabeach.org>

        * arch.c: Regenerate.
        * arch.h: Regenerate.
        * cpu.c: Regenerate.
        * cpu.h: Regenerate.
        * cpuall.h: Regenerate.
        * decode.c: Regenerate.
        * decode.h: Regenerate.
        * model.c: Regenerate.
        * sem-switch.c: Regenerate.
        * sem.c: Regenerate.

2009-10-27  Doug Evans  <dje@sebabeach.org>

        * Makefile.in (stamp-arch): Update path to lm32.cpu.
        (stamp-cpu): Ditto.

2009-08-22  Ralf Wildenhues  <Ralf.Wildenhues@gmx.de>

        * config.in: Regenerate.
        * configure: Likewise.

        * configure: Regenerate.

2009-07-07  Doug Evans  <dje@sebabeach.org>

        * Makefile.in (traps.o): Add dependency on targ-vals.h to fix
        parallel makes.

2009-05-18  Jon Beniston <jon@beniston.com>

        * Makefile.in: New file.
        * arch.c: New file.
        * arch.h: New file.
        * config.in: New file.
        * configure: New file.
        * configure.ac: New file.
        * cpu.c: New file.
        * cpu.h: New file.
        * cpuall.h: New file.
        * decode.c: New file.
        * decode.h: New file.
        * dv-lm32cpu.c: New file.
        * dv-lm32timer.c: New file.
        * dv-lm32uart.c: New file.
        * lm32.c: New file.
        * lm32-sim.h: New file.
        * mloop.in: New file.
        * model.c: New file.
        * sem.c: New file.
        * sem-switch.c: New file.
        * sim-if.c: New file.
        * sim-main.c: New file.
        * tconfig.in: New file.
        * traps.c: New file.
        * user.c: New file.

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.