URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc
[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [ppc/] [os_emul.h] - Rev 842
Compare with Previous | Blame | View Log
/* This file is part of the program psim. Copyright (C) 1994-1995, Andrew Cagney <cagney@highland.com.au> This program is free software; you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation; either version 2 of the License, or (at your option) any later version. This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for more details. You should have received a copy of the GNU General Public License along with this program; if not, write to the Free Software Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. */ #ifndef _OS_EMUL_H_ #define _OS_EMUL_H_ typedef struct _os_emul os_emul; INLINE_OS_EMUL\ (os_emul *) os_emul_create (const char *file_name, device *root); INLINE_OS_EMUL\ (void) os_emul_init (os_emul *emulation, int nr_cpus); /* System-call emulation - for user code. Instead of trapping system calls to kernel mode, the simulator emulates the kernels behavour */ INLINE_OS_EMUL\ (void) os_emul_system_call (cpu *processor, unsigned_word cia); /* Instruction emulation - for kernel code. Extra (normally illegal) instructions are added to the instruction table that when executed call this emulation function. The instruction call emulator should verify the address that the instruction appears before emulating the required behavour. If the verification fails, a zero value should be returned (indicating instruction illegal). */ INLINE_OS_EMUL\ (int) os_emul_instruction_call (cpu *processor, unsigned_word cia, unsigned_word ra); #endif