URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc
[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [testsuite/] [d10v-elf/] [t-ae-st2w-ip.s] - Rev 842
Compare with Previous | Blame | View Log
.include "t-macros.i" start PSW_BITS = 0 point_dmap_at_imem check_interrupt (VEC_AE&DMAP_MASK)+DMAP_BASE PSW_BITS test_st2w ldi r10, #0x4000 st2w r8, @r10+ ldi r10, #0x4001 test_st2w: st2w r8,@r10+ nop exit47