URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc
[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [arm/] [iwmmxt/] [wadd.cgs] - Rev 816
Go to most recent revision | Compare with Previous | Blame | View Log
# Intel(r) Wireless MMX(tm) technology testcase for WADD# mach: xscale# as: -mcpu=xscale+iwmmxt.include "testutils.inc"start.global waddwadd:# Enable access to CoProcessors 0 & 1 before# we attempt these instructions.mvi_h_gr r1, 3mcr p15, 0, r1, cr15, cr1, 0# Test UnSaturated Byte Additionmvi_h_gr r0, 0x12345678mvi_h_gr r1, 0x9abcde00mvi_h_gr r2, 0x11111111mvi_h_gr r3, 0x11111111mvi_h_gr r4, 0mvi_h_gr r5, 0tmcrr wr0, r0, r1tmcrr wr1, r2, r3tmcrr wr2, r4, r5waddb wr2, wr0, wr1tmrrc r0, r1, wr0tmrrc r2, r3, wr1tmrrc r4, r5, wr2test_h_gr r0, 0x12345678test_h_gr r1, 0x9abcde00test_h_gr r2, 0x11111111test_h_gr r3, 0x11111111test_h_gr r4, 0x23456789test_h_gr r5, 0xabcdef11# Test Unsigned Saturated Byte Additionmvi_h_gr r0, 0x12345678mvi_h_gr r1, 0x9abcde00mvi_h_gr r2, 0x11111111mvi_h_gr r3, 0x11111111mvi_h_gr r4, 0mvi_h_gr r5, 0tmcrr wr0, r0, r1tmcrr wr1, r2, r3tmcrr wr2, r4, r5waddbus wr2, wr0, wr1tmrrc r0, r1, wr0tmrrc r2, r3, wr1tmrrc r4, r5, wr2test_h_gr r0, 0x12345678test_h_gr r1, 0x9abcde00test_h_gr r2, 0x11111111test_h_gr r3, 0x11111111test_h_gr r4, 0x23456789test_h_gr r5, 0xabcdef11# Test Signed Saturated Byte Additionmvi_h_gr r0, 0x12345678mvi_h_gr r1, 0x9abcde00mvi_h_gr r2, 0x11111111mvi_h_gr r3, 0x11111111mvi_h_gr r4, 0mvi_h_gr r5, 0tmcrr wr0, r0, r1tmcrr wr1, r2, r3tmcrr wr2, r4, r5waddbss wr2, wr0, wr1tmrrc r0, r1, wr0tmrrc r2, r3, wr1tmrrc r4, r5, wr2test_h_gr r0, 0x12345678test_h_gr r1, 0x9abcde00test_h_gr r2, 0x11111111test_h_gr r3, 0x11111111test_h_gr r4, 0x2345677ftest_h_gr r5, 0xabcdef11# Test UnSaturated Halfword Additionmvi_h_gr r0, 0x12345678mvi_h_gr r1, 0x9abcde00mvi_h_gr r2, 0x11111111mvi_h_gr r3, 0x11111111mvi_h_gr r4, 0mvi_h_gr r5, 0tmcrr wr0, r0, r1tmcrr wr1, r2, r3tmcrr wr2, r4, r5waddh wr2, wr0, wr1tmrrc r0, r1, wr0tmrrc r2, r3, wr1tmrrc r4, r5, wr2test_h_gr r0, 0x12345678test_h_gr r1, 0x9abcde00test_h_gr r2, 0x11111111test_h_gr r3, 0x11111111test_h_gr r4, 0x23456789test_h_gr r5, 0xabcdef11# Test Unsigned Saturated Halfword Additionmvi_h_gr r0, 0x12345678mvi_h_gr r1, 0x9abcde00mvi_h_gr r2, 0x11111111mvi_h_gr r3, 0x11111111mvi_h_gr r4, 0mvi_h_gr r5, 0tmcrr wr0, r0, r1tmcrr wr1, r2, r3tmcrr wr2, r4, r5waddhus wr2, wr0, wr1tmrrc r0, r1, wr0tmrrc r2, r3, wr1tmrrc r4, r5, wr2test_h_gr r0, 0x12345678test_h_gr r1, 0x9abcde00test_h_gr r2, 0x11111111test_h_gr r3, 0x11111111test_h_gr r4, 0x23456789test_h_gr r5, 0xabcdef11# Test Signed Saturated Halfword Additionmvi_h_gr r0, 0x12345678mvi_h_gr r1, 0x9abcde00mvi_h_gr r2, 0x11111111mvi_h_gr r3, 0x11111111mvi_h_gr r4, 0mvi_h_gr r5, 0tmcrr wr0, r0, r1tmcrr wr1, r2, r3tmcrr wr2, r4, r5waddhss wr2, wr0, wr1tmrrc r0, r1, wr0tmrrc r2, r3, wr1tmrrc r4, r5, wr2test_h_gr r0, 0x12345678test_h_gr r1, 0x9abcde00test_h_gr r2, 0x11111111test_h_gr r3, 0x11111111test_h_gr r4, 0x23456789test_h_gr r5, 0xabcdef11# Test UnSaturated Word Additionmvi_h_gr r0, 0x12345678mvi_h_gr r1, 0x9abcde00mvi_h_gr r2, 0x11111111mvi_h_gr r3, 0x11111111mvi_h_gr r4, 0mvi_h_gr r5, 0tmcrr wr0, r0, r1tmcrr wr1, r2, r3tmcrr wr2, r4, r5waddw wr2, wr0, wr1tmrrc r0, r1, wr0tmrrc r2, r3, wr1tmrrc r4, r5, wr2test_h_gr r0, 0x12345678test_h_gr r1, 0x9abcde00test_h_gr r2, 0x11111111test_h_gr r3, 0x11111111test_h_gr r4, 0x23456789test_h_gr r5, 0xabcdef11# Test Unsigned Saturated Word Additionmvi_h_gr r0, 0x12345678mvi_h_gr r1, 0x9abcde00mvi_h_gr r2, 0x11111111mvi_h_gr r3, 0x11111111mvi_h_gr r4, 0mvi_h_gr r5, 0tmcrr wr0, r0, r1tmcrr wr1, r2, r3tmcrr wr2, r4, r5waddwus wr2, wr0, wr1tmrrc r0, r1, wr0tmrrc r2, r3, wr1tmrrc r4, r5, wr2test_h_gr r0, 0x12345678test_h_gr r1, 0x9abcde00test_h_gr r2, 0x11111111test_h_gr r3, 0x11111111test_h_gr r4, 0x23456789test_h_gr r5, 0xabcdef11# Test Signed Saturated Word Additionmvi_h_gr r0, 0x12345678mvi_h_gr r1, 0x9abcde00mvi_h_gr r2, 0x11111111mvi_h_gr r3, 0x11111111mvi_h_gr r4, 0mvi_h_gr r5, 0tmcrr wr0, r0, r1tmcrr wr1, r2, r3tmcrr wr2, r4, r5waddwss wr2, wr0, wr1tmrrc r0, r1, wr0tmrrc r2, r3, wr1tmrrc r4, r5, wr2test_h_gr r0, 0x12345678test_h_gr r1, 0x9abcde00test_h_gr r2, 0x11111111test_h_gr r3, 0x11111111test_h_gr r4, 0x23456789test_h_gr r5, 0xabcdef11pass
Go to most recent revision | Compare with Previous | Blame | View Log