OpenCores

URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [arm/] [smlal.cgs] - Rev 842

Compare with Previous | Blame | View Log

# arm testcase for smlal$cond${set-cc?} $rdlo,$rdhi,$rm,$rs
# mach: unfinished

        .include "testutils.inc"

        start

        .global smlal
smlal:
        smlal00 pc,pc,pc,pc

        pass

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.