URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc
[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [frv/] [fr400/] [smu.cgs] - Rev 816
Go to most recent revision | Compare with Previous | Blame | View Log
# frv testcase for smu $GRi,$GRj# mach: fr405 fr450.include "../testutils.inc"start.global smusmu1:; Positive operandsset_gr_immed 3,gr7 ; multiply small numbersset_gr_immed 2,gr8smu gr7,gr8test_gr_immed 3,gr7test_gr_immed 2,gr8test_spr_immed 6,iacc0ltest_spr_immed 0,iacc0hsmu2:set_gr_immed 1,gr7 ; multiply by 1set_gr_immed 2,gr8smu gr7,gr8test_gr_immed 1,gr7test_gr_immed 2,gr8test_spr_immed 2,iacc0ltest_spr_immed 0,iacc0hsmu3:set_gr_immed 2,gr7 ; multiply by 1set_gr_immed 1,gr8smu gr7,gr8test_gr_immed 1,gr8test_gr_immed 2,gr7test_spr_immed 2,iacc0ltest_spr_immed 0,iacc0hsmu4:set_gr_immed 0,gr7 ; multiply by 0set_gr_immed 2,gr8smu gr7,gr8test_gr_immed 2,gr8test_gr_immed 0,gr7test_spr_immed 0,iacc0ltest_spr_immed 0,iacc0hsmu5:set_gr_immed 2,gr7 ; multiply by 0set_gr_immed 0,gr8smu gr7,gr8test_gr_immed 0,gr8test_gr_immed 2,gr7test_spr_immed 0,iacc0ltest_spr_immed 0,iacc0hsmu6:set_gr_limmed 0x3fff,0xffff,gr7 ; 31 bit resultset_gr_immed 2,gr8smu gr7,gr8test_gr_immed 2,gr8test_gr_limmed 0x3fff,0xffff,gr7test_spr_limmed 0x7fff,0xfffe,iacc0ltest_spr_immed 0,iacc0hsmu7:set_gr_limmed 0x4000,0x0000,gr7 ; 32 bit resultset_gr_immed 2,gr8smu gr7,gr8test_gr_immed 2,gr8test_gr_limmed 0x4000,0x0000,gr7test_spr_limmed 0x8000,0x0000,iacc0ltest_spr_immed 0,iacc0hsmu8:set_gr_limmed 0x4000,0x0000,gr7 ; 33 bit resultset_gr_immed 4,gr8smu gr7,gr8test_gr_immed 4,gr8test_gr_limmed 0x4000,0x0000,gr7test_spr_immed 0,iacc0ltest_spr_immed 1,iacc0hsmu9:set_gr_limmed 0x7fff,0xffff,gr7 ; max positive resultset_gr_limmed 0x7fff,0xffff,gr8smu gr7,gr8test_gr_limmed 0x7fff,0xffff,gr8test_gr_limmed 0x7fff,0xffff,gr7test_spr_immed 0x00000001,iacc0ltest_spr_limmed 0x3fff,0xffff,iacc0hsmu10:; Mixed operandsset_gr_immed -3,gr7 ; multiply small numbersset_gr_immed 2,gr8smu gr7,gr8test_gr_immed 2,gr8test_gr_immed -3,gr7test_spr_immed -6,iacc0ltest_spr_immed -1,iacc0hsmu11:set_gr_immed 3,gr7 ; multiply small numbersset_gr_immed -2,gr8smu gr7,gr8test_gr_immed -2,gr8test_gr_immed 3,gr7test_spr_immed -6,iacc0ltest_spr_immed -1,iacc0hsmu12:set_gr_immed 1,gr7 ; multiply by 1set_gr_immed -2,gr8smu gr7,gr8test_gr_immed -2,gr8test_gr_immed 1,gr7test_spr_immed -2,iacc0ltest_spr_immed -1,iacc0hsmu13:set_gr_immed -2,gr7 ; multiply by 1set_gr_immed 1,gr8smu gr7,gr8test_gr_immed 1,gr8test_gr_immed -2,gr7test_spr_immed -2,iacc0ltest_spr_immed -1,iacc0hsmu14:set_gr_immed 0,gr7 ; multiply by 0set_gr_immed -2,gr8smu gr7,gr8test_gr_immed -2,gr8test_gr_immed 0,gr7test_spr_immed 0,iacc0ltest_spr_immed 0,iacc0hsmu15:set_gr_immed -2,gr7 ; multiply by 0set_gr_immed 0,gr8smu gr7,gr8test_gr_immed 0,gr8test_gr_immed -2,gr7test_spr_immed 0,iacc0ltest_spr_immed 0,iacc0hsmu16:set_gr_limmed 0x2000,0x0001,gr7 ; 31 bit resultset_gr_immed -2,gr8smu gr7,gr8test_gr_immed -2,gr8test_gr_limmed 0x2000,0x0001,gr7test_spr_limmed 0xbfff,0xfffe,iacc0ltest_spr_limmed 0xffff,0xffff,iacc0hsmu17:set_gr_limmed 0x4000,0x0000,gr7 ; 32 bit resultset_gr_immed -2,gr8smu gr7,gr8test_gr_immed -2,gr8test_gr_limmed 0x4000,0x0000,gr7test_spr_limmed 0x8000,0x0000,iacc0ltest_spr_limmed 0xffff,0xffff,iacc0hsmu18:set_gr_limmed 0x4000,0x0001,gr7 ; 32 bit resultset_gr_immed -2,gr8smu gr7,gr8test_gr_immed -2,gr8test_gr_limmed 0x4000,0x0001,gr7test_spr_limmed 0x7fff,0xfffe,iacc0ltest_spr_limmed 0xffff,0xffff,iacc0hsmu19:set_gr_limmed 0x4000,0x0000,gr7 ; 33 bit resultset_gr_immed -4,gr8smu gr7,gr8test_gr_immed -4,gr8test_gr_limmed 0x4000,0x0000,gr7test_spr_limmed 0x0000,0x0000,iacc0ltest_spr_limmed 0xffff,0xffff,iacc0hsmu20:set_gr_limmed 0x7fff,0xffff,gr7 ; max negative resultset_gr_limmed 0x8000,0x0000,gr8smu gr7,gr8test_gr_limmed 0x8000,0x0000,gr8test_gr_limmed 0x7fff,0xffff,gr7test_spr_limmed 0x8000,0x0000,iacc0ltest_spr_limmed 0xc000,0x0000,iacc0hsmu21:; Negative operandsset_gr_immed -3,gr7 ; multiply small numbersset_gr_immed -2,gr8smu gr7,gr8test_gr_immed -2,gr8test_gr_immed -3,gr7test_spr_immed 6,iacc0ltest_spr_immed 0,iacc0hsmu22:set_gr_immed -1,gr7 ; multiply by 1set_gr_immed -2,gr8smu gr7,gr8test_gr_immed -2,gr8test_gr_immed -1,gr7test_spr_immed 2,iacc0ltest_spr_immed 0,iacc0hsmu23:set_gr_immed -2,gr7 ; multiply by 1set_gr_immed -1,gr8smu gr7,gr8test_gr_immed -1,gr8test_gr_immed -2,gr7test_spr_immed 2,iacc0ltest_spr_immed 0,iacc0hsmu24:set_gr_limmed 0xc000,0x0001,gr7 ; 31 bit resultset_gr_immed -2,gr8smu gr7,gr8test_gr_immed -2,gr8test_gr_limmed 0xc000,0x0001,gr7test_spr_limmed 0x7fff,0xfffe,iacc0ltest_spr_immed 0,iacc0hsmu25:set_gr_limmed 0xc000,0x0000,gr7 ; 32 bit resultset_gr_immed -2,gr8smu gr7,gr8test_gr_immed -2,gr8test_gr_limmed 0xc000,0x0000,gr7test_spr_limmed 0x8000,0x0000,iacc0ltest_spr_immed 0,iacc0hsmu26:set_gr_limmed 0xc000,0x0000,gr7 ; 33 bit resultset_gr_immed -4,gr8smu gr7,gr8test_gr_immed -4,gr8test_gr_limmed 0xc000,0x0000,gr7test_spr_immed 0x00000000,iacc0ltest_spr_immed 1,iacc0hsmu27:set_gr_limmed 0x8000,0x0001,gr7 ; almost max positive resultset_gr_limmed 0x8000,0x0001,gr8smu gr7,gr8test_gr_limmed 0x8000,0x0001,gr8test_gr_limmed 0x8000,0x0001,gr7test_spr_immed 0x00000001,iacc0ltest_spr_limmed 0x3fff,0xffff,iacc0hsmu28:set_gr_limmed 0x8000,0x0000,gr7 ; max positive resultset_gr_limmed 0x8000,0x0000,gr8smu gr7,gr8test_gr_limmed 0x8000,0x0000,gr8test_gr_limmed 0x8000,0x0000,gr7test_spr_immed 0x00000000,iacc0ltest_spr_limmed 0x4000,0x0000,iacc0hpass
Go to most recent revision | Compare with Previous | Blame | View Log