OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [frv/] [mcpxis.cgs] - Rev 842

Compare with Previous | Blame | View Log

# frv testcase for mcpxis $GRi,$GRj,$ACCk
# mach: all

        .include "testutils.inc"

        start

        .global mcpxis
mcpxis:
        ; Positive operands
        set_fr_iimmed   2,4,fr7         ; multiply small numbers
        set_fr_iimmed   5,3,fr8
        mcpxis          fr7,fr8,acc0
        test_accg_immed 0x00,accg0
        test_acc_immed  26,acc0

        set_fr_iimmed   3,1,fr7         ; multiply by 0
        set_fr_iimmed   0,2,fr8
        mcpxis          fr7,fr8,acc0
        test_accg_immed         0,accg0
        test_acc_immed  6,acc0

        set_fr_iimmed   2,1,fr7         ; multiply by 1
        set_fr_iimmed   1,1,fr8
        mcpxis          fr7,fr8,acc0
        test_accg_immed         0,accg0
        test_acc_immed  3,acc0

        set_fr_iimmed   0x3ff8,2,fr7    ; 15 bit result
        set_fr_iimmed   0x0007,2,fr8
        mcpxis          fr7,fr8,acc0
        test_accg_immed         0,accg0
        test_acc_limmed 0,0x7ffe,acc0

        set_fr_iimmed   0x4000,2,fr7    ; 16 bit result
        set_fr_iimmed   0x2000,2,fr8
        mcpxis          fr7,fr8,acc0
        test_accg_immed         0,accg0
        test_acc_limmed 0x0000,0xc000,acc0

        set_fr_iimmed   0x7fff,0x0000,fr7       ; max positive result
        set_fr_iimmed   0x7fff,0x7fff,fr8
        mcpxis          fr7,fr8,acc0
        test_accg_immed         0,accg0
        test_acc_limmed 0x3fff,0x0001,acc0

        ; Mixed operands
        set_fr_iimmed   2,0xfffd,fr7            ; multiply small numbers
        set_fr_iimmed   1,0xfffd,fr8
        mcpxis          fr7,fr8,acc0
        test_accg_immed         0xff,accg0
        test_acc_immed  -9,acc0

        set_fr_iimmed   0xfffe,2,fr7            ; multiply by 1
        set_fr_iimmed   0xfffe,1,fr8
        mcpxis          fr7,fr8,acc0
        test_accg_immed 0xff,accg0
        test_acc_immed  -6,acc0

        set_fr_iimmed   0xfffe,0,fr7            ; multiply by 0
        set_fr_iimmed   0xfffe,1,fr8
        mcpxis          fr7,fr8,acc0
        test_accg_immed         0xff,accg0
        test_acc_immed  -2,acc0

        set_fr_iimmed   0x2001,0xffff,fr7       ; 15 bit result
        set_fr_iimmed   0xffff,0xfffe,fr8
        mcpxis          fr7,fr8,acc0
        test_accg_immed         0xff,accg0
        test_acc_limmed 0xffff,0xbfff,acc0

        set_fr_iimmed   0x4000,0xfffe,fr7       ; 16 bit result
        set_fr_iimmed   0x0003,0xfffe,fr8
        mcpxis          fr7,fr8,acc0
        test_accg_immed         0xff,accg0
        test_acc_limmed 0xffff,0x7ffa,acc0

        set_fr_iimmed   0x7fff,0x7fff,fr7       ; max negative result
        set_fr_iimmed   0x8000,0x8000,fr8
        mcpxis          fr7,fr8,acc0
        test_accg_immed         0xff,accg0
        test_acc_limmed 0x8001,0x0000,acc0

        set_fr_iimmed   0x8000,0x8000,fr7       ; max positive result
        set_fr_iimmed   0x8000,0x8000,fr8
        mcpxis          fr7,fr8,acc0
        test_accg_immed         0,accg0
        test_acc_limmed 0x8000,0x0000,acc0

        ; Negative operands
        set_fr_iimmed   0xfffe,0xfffc,fr7               ; multiply small numbers
        set_fr_iimmed   0xfffb,0xfffd,fr8
        mcpxis          fr7,fr8,acc0
        test_accg_immed 0x00,accg0
        test_acc_immed  26,acc0

        set_fr_iimmed   0xffff,0xffff,fr7               ; multiply by -1
        set_fr_iimmed   0xffff,0xfffe,fr8
        mcpxis          fr7,fr8,acc0
        test_accg_immed         0,accg0
        test_acc_immed  3,acc0

        set_fr_iimmed   0x7fff,0x0000,fr7       ; almost max positive result
        set_fr_iimmed   0x8001,0x7fff,fr8
        mcpxis          fr7,fr8,acc0
        test_accg_immed         0,accg0
        test_acc_immed  0x3fff0001,acc0

        set_fr_iimmed   0x8000,0x0000,fr7       ; max positive result
        set_fr_iimmed   0x8000,0x8000,fr8
        mcpxis          fr7,fr8,acc0
        test_accg_immed         0,accg0
        test_acc_immed  0x40000000,acc0

        pass

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.