OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [frv/] [stqfu.cgs] - Rev 834

Go to most recent revision | Compare with Previous | Blame | View Log

# frv testcase for stqfu $FRk,@($GRi,$GRj)
# mach: frv
# as(frv): -mcpu=frv

        .include "testutils.inc"

        start

        .global stqfu
stqfu:
        set_mem_limmed  0xbeef,0xdead,sp
        inc_gr_immed    -4,sp
        set_mem_limmed  0xdead,0xbeef,sp
        inc_gr_immed    -4,sp
        set_mem_limmed  0xdead,0xdead,sp
        inc_gr_immed    -4,sp
        set_mem_limmed  0xbeef,0xbeef,sp
        set_gr_gr       sp,gr20
        inc_gr_immed    -4,sp
        set_gr_immed    4,gr7
        set_fr_iimmed   0xbeef,0xdead,fr8
        set_fr_iimmed   0xdead,0xbeef,fr9
        set_fr_iimmed   0xdead,0xdead,fr10
        set_fr_iimmed   0xbeef,0xbeef,fr11
        stqfu           fr8,@(sp,gr7)
        test_gr_gr      sp,gr20
        test_mem_limmed 0xbeef,0xdead,sp
        inc_gr_immed    4,sp
        test_mem_limmed 0xdead,0xbeef,sp
        inc_gr_immed    4,sp
        test_mem_limmed 0xdead,0xdead,sp
        inc_gr_immed    4,sp
        test_mem_limmed 0xbeef,0xbeef,sp

        pass

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.