URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc
[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [frv/] [tip.cgs] - Rev 834
Go to most recent revision | Compare with Previous | Blame | View Log
# frv testcase for tip $ICCi_2,$GRi,$s12
# mach: all
.include "testutils.inc"
start
.global tip
tip:
and_spr_immed -4081,tbr ; clear tbr.tt
set_gr_spr tbr,gr7
inc_gr_immed 2112,gr7 ; address of exception handler
set_bctrlr_0_0 gr7 ; bctrlr 0,0
set_spr_immed 128,lcr
set_gr_immed 0,gr7
set_psr_et 1
set_spr_addr ok0,lr
set_icc 0x0 0
tip icc0,gr7,4 ; should branch to tbr + (128 + 4)*16
fail
ok0:
set_psr_et 1
set_spr_addr ok1,lr
set_icc 0x1 0
tip icc0,gr7,4 ; should branch to tbr + (128 + 4)*16
fail
ok1:
set_psr_et 1
set_spr_addr ok2,lr
set_icc 0x2 0
tip icc0,gr7,4 ; should branch to tbr + (128 + 4)*16
fail
ok2:
set_psr_et 1
set_spr_addr ok3,lr
set_icc 0x3 0
tip icc0,gr7,4 ; should branch to tbr + (128 + 4)*16
fail
ok3:
set_psr_et 1
set_spr_addr ok4,lr
set_icc 0x4 0
tip icc0,gr7,4 ; should branch to tbr + (128 + 4)*16
fail
ok4:
set_psr_et 1
set_spr_addr ok5,lr
set_icc 0x5 0
tip icc0,gr7,4 ; should branch to tbr + (128 + 4)*16
fail
ok5:
set_psr_et 1
set_spr_addr ok6,lr
set_icc 0x6 0
tip icc0,gr7,4 ; should branch to tbr + (128 + 4)*16
fail
ok6:
set_psr_et 1
set_spr_addr ok7,lr
set_icc 0x7 0
tip icc0,gr7,4 ; should branch to tbr + (128 + 4)*16
fail
ok7:
set_spr_addr bad,lr
set_icc 0x8 0
tip icc0,gr7,4 ; should branch to tbr + (128 + 4)*16
set_spr_addr bad,lr
set_icc 0x9 0
tip icc0,gr7,4 ; should branch to tbr + (128 + 4)*16
set_spr_addr bad,lr
set_icc 0xa 0
tip icc0,gr7,4 ; should branch to tbr + (128 + 4)*16
set_spr_addr bad,lr
set_icc 0xb 0
tip icc0,gr7,4 ; should branch to tbr + (128 + 4)*16
set_spr_addr bad,lr
set_icc 0xc 0
tip icc0,gr7,4 ; should branch to tbr + (128 + 4)*16
set_spr_addr bad,lr
set_icc 0xd 0
tip icc0,gr7,4 ; should branch to tbr + (128 + 4)*16
set_spr_addr bad,lr
set_icc 0xe 0
tip icc0,gr7,4 ; should branch to tbr + (128 + 4)*16
set_spr_addr bad,lr
set_icc 0xf 0
tip icc0,gr7,4 ; should branch to tbr + (128 + 4)*16
pass
bad:
fail
Go to most recent revision | Compare with Previous | Blame | View Log