URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc
[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [sh/] [pshar.s] - Rev 227
Go to most recent revision | Compare with Previous | Blame | View Log
# sh testcase for psha <reg> # mach: all # as(sh): -defsym sim_cpu=0 # as(shdsp): -defsym sim_cpu=1 -dsp .include "testutils.inc" start psha_reg: ! shift arithmetic, register operand set_grs_a5a5 lds r0, a0 pcopy a0, a1 lds r0, x0 lds r0, x1 lds r0, y0 lds r0, y1 pcopy x0, m0 pcopy y1, m1 set_sreg 0x1, x0 set_sreg 0x0, y0 psha x0, y0, x0 assert_sreg 0x1, x0 pneg y0, y0 psha x0, y0, x0 assert_sreg 0x1, x0 set_sreg 0x10000, y0 psha x0, y0, x0 assert_sreg 0x2, x0 pneg y0, y0 psha x0, y0, x0 assert_sreg 0x1, x0 set_sreg 0x20000, y0 psha x0, y0, x0 assert_sreg 0x4, x0 pneg y0, y0 psha x0, y0, x0 assert_sreg 0x1, x0 set_sreg 0x30000, y0 psha x0, y0, x0 assert_sreg 0x8, x0 pneg y0, y0 psha x0, y0, x0 assert_sreg 0x1, x0 set_sreg 0x40000, y0 psha x0, y0, x0 assert_sreg 0x10, x0 pneg y0, y0 psha x0, y0, x0 assert_sreg 0x1, x0 set_sreg 0x50000, y0 psha x0, y0, x0 assert_sreg 0x20, x0 pneg y0, y0 psha x0, y0, x0 assert_sreg 0x1, x0 set_sreg 0x60000, y0 psha x0, y0, x0 assert_sreg 0x40, x0 pneg y0, y0 psha x0, y0, x0 assert_sreg 0x1, x0 set_sreg 0x70000, y0 psha x0, y0, x0 assert_sreg 0x80, x0 pneg y0, y0 psha x0, y0, x0 assert_sreg 0x1, x0 set_sreg 0x80000, y0 psha x0, y0, x0 assert_sreg 0x100, x0 pneg y0, y0 psha x0, y0, x0 assert_sreg 0x1, x0 set_sreg 0x90000, y0 psha x0, y0, x0 assert_sreg 0x200, x0 pneg y0, y0 psha x0, y0, x0 assert_sreg 0x1, x0 set_sreg 0xa0000, y0 psha x0, y0, x0 assert_sreg 0x400, x0 pneg y0, y0 psha x0, y0, x0 assert_sreg 0x1, x0 set_sreg 0xb0000, y0 psha x0, y0, x0 assert_sreg 0x800, x0 pneg y0, y0 psha x0, y0, x0 assert_sreg 0x1, x0 set_sreg 0xc0000, y0 psha x0, y0, x0 assert_sreg 0x1000, x0 pneg y0, y0 psha x0, y0, x0 assert_sreg 0x1, x0 set_sreg 0xd0000, y0 psha x0, y0, x0 assert_sreg 0x2000, x0 pneg y0, y0 psha x0, y0, x0 assert_sreg 0x1, x0 set_sreg 0xe0000, y0 psha x0, y0, x0 assert_sreg 0x4000, x0 pneg y0, y0 psha x0, y0, x0 assert_sreg 0x1, x0 set_sreg 0xf0000, y0 psha x0, y0, x0 assert_sreg 0x8000, x0 pneg y0, y0 psha x0, y0, x0 assert_sreg 0x1, x0 set_sreg 0x100000, y0 psha x0, y0, x0 assert_sreg 0x10000, x0 pneg y0, y0 psha x0, y0, x0 assert_sreg 0x1, x0 set_sreg 0x110000, y0 psha x0, y0, x0 assert_sreg 0x20000, x0 pneg y0, y0 psha x0, y0, x0 assert_sreg 0x1, x0 set_sreg 0x120000, y0 psha x0, y0, x0 assert_sreg 0x40000, x0 pneg y0, y0 psha x0, y0, x0 assert_sreg 0x1, x0 set_sreg 0x130000, y0 psha x0, y0, x0 assert_sreg 0x80000, x0 pneg y0, y0 psha x0, y0, x0 assert_sreg 0x1, x0 set_sreg 0x140000, y0 psha x0, y0, x0 assert_sreg 0x100000, x0 pneg y0, y0 psha x0, y0, x0 assert_sreg 0x1, x0 set_sreg 0x150000, y0 psha x0, y0, x0 assert_sreg 0x200000, x0 pneg y0, y0 psha x0, y0, x0 assert_sreg 0x1, x0 set_sreg 0x160000, y0 psha x0, y0, x0 assert_sreg 0x400000, x0 pneg y0, y0 psha x0, y0, x0 assert_sreg 0x1, x0 set_sreg 0x170000, y0 psha x0, y0, x0 assert_sreg 0x800000, x0 pneg y0, y0 psha x0, y0, x0 assert_sreg 0x1, x0 set_sreg 0x180000, y0 psha x0, y0, x0 assert_sreg 0x1000000, x0 pneg y0, y0 psha x0, y0, x0 assert_sreg 0x1, x0 set_sreg 0x190000, y0 psha x0, y0, x0 assert_sreg 0x2000000, x0 pneg y0, y0 psha x0, y0, x0 assert_sreg 0x1, x0 set_sreg 0x1a0000, y0 psha x0, y0, x0 assert_sreg 0x4000000, x0 pneg y0, y0 psha x0, y0, x0 assert_sreg 0x1, x0 set_sreg 0x1b0000, y0 psha x0, y0, x0 assert_sreg 0x8000000, x0 pneg y0, y0 psha x0, y0, x0 assert_sreg 0x1, x0 set_sreg 0x1c0000, y0 psha x0, y0, x0 assert_sreg 0x10000000, x0 pneg y0, y0 psha x0, y0, x0 assert_sreg 0x1, x0 set_sreg 0x1d0000, y0 psha x0, y0, x0 assert_sreg 0x20000000, x0 pneg y0, y0 psha x0, y0, x0 assert_sreg 0x1, x0 set_sreg 0x1e0000, y0 psha x0, y0, x0 assert_sreg 0x40000000, x0 pneg y0, y0 psha x0, y0, x0 assert_sreg 0x1, x0 set_sreg 0x1f0000, y0 psha x0, y0, x0 assert_sreg 0x80000000, x0 pneg y0, y0 psha x0, y0, x0 assert_sreg 0xffffffff, x0 set_sreg 0x200000, y0 psha x0, y0, x0 assert_sreg 0x00000000, x0 # I don't grok what should happen here... # pneg y0, y0 # psha x0, y0, x0 # assert_sreg 0x0, x0 test_grs_a5a5 assert_sreg 0xa5a5a5a5, a0 assert_sreg2 0xa5a5a5a5, a1 assert_sreg 0xa5a5a5a5, x1 assert_sreg 0xa5a5a5a5, y1 assert_sreg2 0xa5a5a5a5, m0 assert_sreg2 0xa5a5a5a5, m1 pass exit 0
Go to most recent revision | Compare with Previous | Blame | View Log