OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [arc/] [warn.s] - Rev 156

Compare with Previous | Blame | View Log

; Test ARC specific assembler warnings
;
; { dg-do assemble { target arc-*-* } }
 
	b.d foo
	mov r0,256	; { dg-warning "8 byte instruction in delay slot" "8 byte instruction in delay slot" }
 
	j.d foo		; { dg-warning "8 byte jump instruction with delay slot" "8 byte jump instruction with delay slot" }
	mov r0,r1
 
foo:
.extCoreRegister roscreg,45,r,can_shortcut
.extCoreRegister woscreg,46,w,can_shortcut
        .section .text
         add    r0,woscreg,r1   ; { dg-warning "Error: attempt to read writeonly register" }
         add    roscreg,r1,r2   ; { dg-warning "Error: attempt to set readonly register" }
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.