OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [arm/] [reg-alias.d] - Rev 38

Go to most recent revision | Compare with Previous | Blame | View Log

#objdump: -dr --prefix-addresses --show-raw-insn
#name: Case Sensitive Register Aliases

.*: +file format .*arm.*

Disassembly of section .text:
0+0 <.*> ee060f10       mcr     15, 0, r0, cr6, cr0, \{0\}
0+4 <.*> e1a00000       nop                     \(mov r0,r0\)
0+8 <.*> e1a00000       nop                     \(mov r0,r0\)
0+c <.*> e1a00000       nop                     \(mov r0,r0\)

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.