OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [arm/] [thumb2_it_bad.l] - Rev 38

Go to most recent revision | Compare with Previous | Blame | View Log

[^:]*: Assembler messages:
[^:]*:8: Error: branch must be last instruction in IT block -- `beq foo'
[^:]*:9: Error: branch must be last instruction in IT block -- `bleq foo'
[^:]*:10: Error: branch must be last instruction in IT block -- `blxeq r0'
[^:]*:11: Error: instruction not allowed in IT block -- `cbzeq r0,foo'
[^:]*:13: Error: branch must be last instruction in IT block -- `bxeq r0'
[^:]*:14: Error: branch must be last instruction in IT block -- `tbbeq \[r0,r1\]'
[^:]*:15: Error: instruction not allowed in IT block -- `cpsieeq f'
[^:]*:17: Error: instruction not allowed in IT block -- `cpseq #0x10'
[^:]*:19: Error: instruction is always unconditional -- `bkpteq 0'
[^:]*:20: Error: instruction not allowed in IT block -- `setendeq le'
[^:]*:22: Error: instruction not allowed in IT block -- `iteq eq'

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.