OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [i386/] [intel16.d] - Rev 38

Go to most recent revision | Compare with Previous | Blame | View Log

#objdump: -dw -mi8086
#name: i386 intel16
#stderr: intel16.e

.*: +file format .*

Disassembly of section .text:

0+000 <.text>:
   0:   66 0f bf 06 00 00 [     ]*movswl 0x0,%eax
   6:   66 0f be 06 00 00 [     ]*movsbl 0x0,%eax
   c:   0f be 06 00 00 [        ]*movsbw 0x0,%ax
  11:   66 0f b7 06 00 00 [     ]*movzwl 0x0,%eax
  17:   66 0f b6 06 00 00 [     ]*movzbl 0x0,%eax
  1d:   0f b6 06 00 00 [        ]*movzbw 0x0,%ax
  22:   8d 00 [         ]*lea    \(%bx,%si\),%ax
  24:   8d 02 [         ]*lea    \(%bp,%si\),%ax
  26:   8d 01 [         ]*lea    \(%bx,%di\),%ax
  28:   8d 03 [         ]*lea    \(%bp,%di\),%ax
  2a:   8d 00 [         ]*lea    \(%bx,%si\),%ax
  2c:   8d 02 [         ]*lea    \(%bp,%si\),%ax
  2e:   8d 01 [         ]*lea    \(%bx,%di\),%ax
  30:   8d 03 [         ]*lea    \(%bp,%di\),%ax
        ...

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.