OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [i386/] [x86-64-io.d] - Rev 156

Compare with Previous | Blame | View Log

#objdump: -dw
#name: x86-64 rex.W in/out

.*: +file format .*

Disassembly of section .text:

0+000 <_in>:
   0:   48 ed                   rex.W in     \(%dx\),%eax
   2:   66                      data16
   3:   48 ed                   rex.W in     \(%dx\),%eax

0+005 <_out>:
   5:   48 ef                   rex.W out    %eax,\(%dx\)
   7:   66                      data16
   8:   48 ef                   rex.W out    %eax,\(%dx\)

0+00a <_ins>:
   a:   48 6d                   rex.W insl   \(%dx\),%es:\(%rdi\)
   c:   66                      data16
   d:   48 6d                   rex.W insl   \(%dx\),%es:\(%rdi\)

0+00f <_outs>:
   f:   48 6f                   rex.W outsl  %ds:\(%rsi\),\(%dx\)
  11:   66                      data16
  12:   48 6f                   rex.W outsl  %ds:\(%rsi\),\(%dx\)
#pass

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.