OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [mips/] [vxworks1.d] - Rev 38

Go to most recent revision | Compare with Previous | Blame | View Log

#as: -mips2 -mvxworks-pic -mabi=32 -EB
#objdump: -dr

.*:     file format .*

Disassembly of section \.text:

00000000 <\.text>:
#
# la $4,local
#
.*:     8f840000        lw      a0,0\(gp\)
                        .*: R_MIPS_GOT16        \.data
#
# la $4,global
#
.*:     8f840000        lw      a0,0\(gp\)
                        .*: R_MIPS_GOT16        global
#
# lw $4,local
#
.*:     8f840000        lw      a0,0\(gp\)
                        .*: R_MIPS_GOT16        \.data
.*:     8c840000        lw      a0,0\(a0\)
#
# lw $4,global
#
.*:     8f840000        lw      a0,0\(gp\)
                        .*: R_MIPS_GOT16        global
.*:     8c840000        lw      a0,0\(a0\)
#
# sw $4,local
#
.*:     8f810000        lw      at,0\(gp\)
                        .*: R_MIPS_GOT16        \.data
.*:     ac240000        sw      a0,0\(at\)
#
# sw $4,global
#
.*:     8f810000        lw      at,0\(gp\)
                        .*: R_MIPS_GOT16        global
.*:     ac240000        sw      a0,0\(at\)
#
# ulw $4,local
#
.*:     8f810000        lw      at,0\(gp\)
                        .*: R_MIPS_GOT16        \.data
.*:     88240000        lwl     a0,0\(at\)
.*:     98240003        lwr     a0,3\(at\)
#
# ulw $4,global
#
.*:     8f810000        lw      at,0\(gp\)
                        .*: R_MIPS_GOT16        global
.*:     88240000        lwl     a0,0\(at\)
.*:     98240003        lwr     a0,3\(at\)
#
# usw $4,local
#
.*:     8f810000        lw      at,0\(gp\)
                        .*: R_MIPS_GOT16        \.data
.*:     a8240000        swl     a0,0\(at\)
.*:     b8240003        swr     a0,3\(at\)
#
# usw $4,global
#
.*:     8f810000        lw      at,0\(gp\)
                        .*: R_MIPS_GOT16        global
.*:     a8240000        swl     a0,0\(at\)
.*:     b8240003        swr     a0,3\(at\)
        \.\.\.

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.