OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.20.1/] [gas/] [testsuite/] [gas/] [arm/] [align.d] - Rev 301

Go to most recent revision | Compare with Previous | Blame | View Log

# name: ARM V6t2 Alignment
# as: -march=armv6kt2
# objdump: -dr --prefix-addresses --show-raw-insn
#skip: *-*-*coff *-*-pe *-*-wince *-*-*aout* *-*-netbsd *-*-riscix*

.*: +file format .*arm.*

Disassembly of section .text:
0+000 <[^>]*> bf00              nop
0+002 <[^>]*> 4611              mov     r1, r2
0+004 <[^>]*> f3af 8000         nop.w
0+008 <[^>]*> f3af 8000         nop.w
0+00c <[^>]*> f3af 8000         nop.w
0+010 <[^>]*> 4611              mov     r1, r2
0+012 <[^>]*> bf00              nop
0+014 <[^>]*> f3af 8000         nop.w
0+018 <[^>]*> e320f000  nop     \{0\}
0+01c <[^>]*> e1a01002  mov     r1, r2
0+020 <[^>]*> e1a01002  mov     r1, r2
0+024 <[^>]*> e320f000  nop     \{0\}
0+028 <[^>]*> e320f000  nop     \{0\}
0+02c <[^>]*> e320f000  nop     \{0\}
0+030 <[^>]*> e320f000  nop     \{0\}
0+034 <[^>]*> e320f000  nop     \{0\}
0+038 <[^>]*> e320f000  nop     \{0\}
0+03c <[^>]*> e320f000  nop     \{0\}

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.