OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.20.1/] [gas/] [testsuite/] [gas/] [arm/] [arm7dm.s] - Rev 301

Go to most recent revision | Compare with Previous | Blame | View Log

	.text
	.align 0
l:
	smull	r0, r1, r2, r3
	umull	r0, r1, r2, r3
	smlal	r0, r1, r2, r3
	umlal	r0, r1, r4, r3
 
	smullne	r0, r1, r3, r4
	smulls	r1, r0, r9, r11
	umlaleqs r2, r9, r4, r9
	smlalge r14, r10, r8, r14
 
	@ This used to be illegal, but rev 2 of the ARM ARM allows it.
	msr	CPSR_x, #0
 
	@ padding for a.out's sake
	nop
	nop
	nop

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.