OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.20.1/] [gas/] [testsuite/] [gas/] [arm/] [mapsecs.d] - Rev 205

Compare with Previous | Blame | View Log

#as: -EL
#objdump: --syms --special-syms -d
#name: ARM Mapping Symbols with multiple sections
# This test is only valid on EABI based ports.
#target: *-*-*eabi *-*-symbianelf *-*-linux-* *-*-elf
#source: mapsecs.s


.*: +file format .*arm.*

SYMBOL TABLE:
0+00 l    d  .text      00000000 .text
0+00 l    d  .data      00000000 .data
0+00 l    d  .bss       00000000 .bss
0+00 l    d  .text.f1   00000000 .text.f1
0+00 l     F .text.f1   00000000 f1
0+00 l       .text.f1   00000000 \$a
0+08 l       .text.f1   00000000 f1a
0+00 l    d  .text.f2   00000000 .text.f2
0+00 l     F .text.f2   00000000 f2
0+00 l       .text.f2   00000000 \$a
0+04 l       .text.f2   00000000 \$d
0+08 l       .text.f2   00000000 f2a
0+08 l       .text.f2   00000000 \$a
0+00 l    d  .ARM.attributes    00000000 .ARM.attributes



Disassembly of section .text.f1:

00000000 <f1>:
   0:   e1a00000        nop                     ; \(mov r0, r0\)
   4:   e1a00000        nop                     ; \(mov r0, r0\)

00000008 <f1a>:
   8:   e1a00000        nop                     ; \(mov r0, r0\)

Disassembly of section .text.f2:

00000000 <f2>:
   0:   e1a00000        nop                     ; \(mov r0, r0\)
   4:   00000001        .word   0x00000001

00000008 <f2a>:
   8:   e1a00000        nop                     ; \(mov r0, r0\)

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.