OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.20.1/] [gas/] [testsuite/] [gas/] [arm/] [vfp-neon-syntax_t2.d] - Rev 304

Go to most recent revision | Compare with Previous | Blame | View Log

# name: VFP Neon-style syntax, Thumb mode
# as: -mfpu=vfp3 -I$srcdir/$subdir
# objdump: -dr --prefix-addresses --show-raw-insn

.*: +file format .*arm.*

Disassembly of section \.text:
0[0-9a-f]+ <[^>]+> eeb0 0a60    (vmov\.f32|fcpys)       s0, s1
0[0-9a-f]+ <[^>]+> eeb0 0b41    (vmov\.f64|fcpyd)       d0, d1
0[0-9a-f]+ <[^>]+> eeb5 0a00    (vmov\.f32|fconsts)     s0, #80.*
0[0-9a-f]+ <[^>]+> eeb7 0b00    (vmov\.f64|fconstd)     d0, #112.*
0[0-9a-f]+ <[^>]+> ee10 0a90    (vmov|fmrs)     r0, s1
0[0-9a-f]+ <[^>]+> ee00 1a10    (vmov|fmsr)     s0, r1
0[0-9a-f]+ <[^>]+> ec51 0a11    (vmov   r0, r1, s2, s3|fmrrs    r0, r1, {s2, s3})
0[0-9a-f]+ <[^>]+> ec44 2a10    (vmov   s0, s1, r2, r4|fmsrr    {s0, s1}, r2, r4)
0[0-9a-f]+ <[^>]+> bf01         itttt   eq
0[0-9a-f]+ <[^>]+> eeb0 0a60    (vmoveq\.f32|fcpyseq)   s0, s1
0[0-9a-f]+ <[^>]+> eeb0 0b41    (vmoveq\.f64|fcpydeq)   d0, d1
0[0-9a-f]+ <[^>]+> eeb5 0a00    (vmoveq\.f32|fconstseq) s0, #80.*
0[0-9a-f]+ <[^>]+> eeb7 0b00    (vmoveq\.f64|fconstdeq) d0, #112.*
0[0-9a-f]+ <[^>]+> bf01         itttt   eq
0[0-9a-f]+ <[^>]+> ee10 0a90    (vmoveq|fmrseq) r0, s1
0[0-9a-f]+ <[^>]+> ee00 1a10    (vmoveq|fmsreq) s0, r1
0[0-9a-f]+ <[^>]+> ec51 0a11    (vmoveq r0, r1, s2, s3|fmrrseq  r0, r1, {s2, s3})
0[0-9a-f]+ <[^>]+> ec44 2a10    (vmoveq s0, s1, r2, r4|fmsrreq  {s0, s1}, r2, r4)
0[0-9a-f]+ <[^>]+> eeb1 0ae0    (vsqrt\.f32|fsqrts)     s0, s1
0[0-9a-f]+ <[^>]+> eeb1 0bc1    (vsqrt\.f64|fsqrtd)     d0, d1
0[0-9a-f]+ <[^>]+> bf04         itt     eq
0[0-9a-f]+ <[^>]+> eeb1 0ae0    (vsqrteq\.f32|fsqrtseq) s0, s1
0[0-9a-f]+ <[^>]+> eeb1 0bc1    (vsqrteq\.f64|fsqrtdeq) d0, d1
0[0-9a-f]+ <[^>]+> eeb0 0ae0    (vabs\.f32|fabss)       s0, s1
0[0-9a-f]+ <[^>]+> eeb0 0bc1    (vabs\.f64|fabsd)       d0, d1
0[0-9a-f]+ <[^>]+> bf04         itt     eq
0[0-9a-f]+ <[^>]+> eeb0 0ae0    (vabseq\.f32|fabsseq)   s0, s1
0[0-9a-f]+ <[^>]+> eeb0 0bc1    (vabseq\.f64|fabsdeq)   d0, d1
0[0-9a-f]+ <[^>]+> eeb1 0a60    (vneg\.f32|fnegs)       s0, s1
0[0-9a-f]+ <[^>]+> eeb1 0b41    (vneg\.f64|fnegd)       d0, d1
0[0-9a-f]+ <[^>]+> bf04         itt     eq
0[0-9a-f]+ <[^>]+> eeb1 0a60    (vnegeq\.f32|fnegseq)   s0, s1
0[0-9a-f]+ <[^>]+> eeb1 0b41    (vnegeq\.f64|fnegdeq)   d0, d1
0[0-9a-f]+ <[^>]+> eeb4 0a60    (vcmp\.f32|fcmps)       s0, s1
0[0-9a-f]+ <[^>]+> eeb4 0b41    (vcmp\.f64|fcmpd)       d0, d1
0[0-9a-f]+ <[^>]+> bf04         itt     eq
0[0-9a-f]+ <[^>]+> eeb4 0a60    (vcmpeq\.f32|fcmpseq)   s0, s1
0[0-9a-f]+ <[^>]+> eeb4 0b41    (vcmpeq\.f64|fcmpdeq)   d0, d1
0[0-9a-f]+ <[^>]+> eeb4 0ae0    (vcmpe\.f32|fcmpes)     s0, s1
0[0-9a-f]+ <[^>]+> eeb4 0bc1    (vcmpe\.f64|fcmped)     d0, d1
0[0-9a-f]+ <[^>]+> bf04         itt     eq
0[0-9a-f]+ <[^>]+> eeb4 0ae0    (vcmpeeq\.f32|fcmpeseq) s0, s1
0[0-9a-f]+ <[^>]+> eeb4 0bc1    (vcmpeeq\.f64|fcmpedeq) d0, d1
0[0-9a-f]+ <[^>]+> ee20 0ac1    (vnmul\.f32|fnmuls)     s0, s1, s2
0[0-9a-f]+ <[^>]+> ee21 0b42    (vnmul\.f64|fnmuld)     d0, d1, d2
0[0-9a-f]+ <[^>]+> bf04         itt     eq
0[0-9a-f]+ <[^>]+> ee20 0ac1    (vnmuleq\.f32|fnmulseq) s0, s1, s2
0[0-9a-f]+ <[^>]+> ee21 0b42    (vnmuleq\.f64|fnmuldeq) d0, d1, d2
0[0-9a-f]+ <[^>]+> ee00 0ac1    (vmls\.f32|fnmacs)      s0, s1, s2
0[0-9a-f]+ <[^>]+> ee01 0b42    (vmls\.f64|fnmacd)      d0, d1, d2
0[0-9a-f]+ <[^>]+> bf04         itt     eq
0[0-9a-f]+ <[^>]+> ee00 0ac1    (vmlseq\.f32|fnmacseq)  s0, s1, s2
0[0-9a-f]+ <[^>]+> ee01 0b42    (vmlseq\.f64|fnmacdeq)  d0, d1, d2
0[0-9a-f]+ <[^>]+> ee10 0ac1    (vnmla\.f32|fnmscs)     s0, s1, s2
0[0-9a-f]+ <[^>]+> ee11 0b42    (vnmla\.f64|fnmscd)     d0, d1, d2
0[0-9a-f]+ <[^>]+> bf04         itt     eq
0[0-9a-f]+ <[^>]+> ee10 0ac1    (vnmlaeq\.f32|fnmscseq) s0, s1, s2
0[0-9a-f]+ <[^>]+> ee11 0b42    (vnmlaeq\.f64|fnmscdeq) d0, d1, d2
0[0-9a-f]+ <[^>]+> ee20 0a81    (vmul\.f32|fmuls)       s0, s1, s2
0[0-9a-f]+ <[^>]+> ee21 0b02    (vmul\.f64|fmuld)       d0, d1, d2
0[0-9a-f]+ <[^>]+> bf04         itt     eq
0[0-9a-f]+ <[^>]+> ee20 0a81    (vmuleq\.f32|fmulseq)   s0, s1, s2
0[0-9a-f]+ <[^>]+> ee21 0b02    (vmuleq\.f64|fmuldeq)   d0, d1, d2
0[0-9a-f]+ <[^>]+> ee00 0a81    (vmla\.f32|fmacs)       s0, s1, s2
0[0-9a-f]+ <[^>]+> ee01 0b02    (vmla\.f64|fmacd)       d0, d1, d2
0[0-9a-f]+ <[^>]+> bf04         itt     eq
0[0-9a-f]+ <[^>]+> ee00 0a81    (vmlaeq\.f32|fmacseq)   s0, s1, s2
0[0-9a-f]+ <[^>]+> ee01 0b02    (vmlaeq\.f64|fmacdeq)   d0, d1, d2
0[0-9a-f]+ <[^>]+> ee10 0a81    (vnmls\.f32|fmscs)      s0, s1, s2
0[0-9a-f]+ <[^>]+> ee11 0b02    (vnmls\.f64|fmscd)      d0, d1, d2
0[0-9a-f]+ <[^>]+> bf04         itt     eq
0[0-9a-f]+ <[^>]+> ee10 0a81    (vnmlseq\.f32|fmscseq)  s0, s1, s2
0[0-9a-f]+ <[^>]+> ee11 0b02    (vnmlseq\.f64|fmscdeq)  d0, d1, d2
0[0-9a-f]+ <[^>]+> ee30 0a81    (vadd\.f32|fadds)       s0, s1, s2
0[0-9a-f]+ <[^>]+> ee31 0b02    (vadd\.f64|faddd)       d0, d1, d2
0[0-9a-f]+ <[^>]+> bf04         itt     eq
0[0-9a-f]+ <[^>]+> ee30 0a81    (vaddeq\.f32|faddseq)   s0, s1, s2
0[0-9a-f]+ <[^>]+> ee31 0b02    (vaddeq\.f64|fadddeq)   d0, d1, d2
0[0-9a-f]+ <[^>]+> ee30 0ac1    (vsub\.f32|fsubs)       s0, s1, s2
0[0-9a-f]+ <[^>]+> ee31 0b42    (vsub\.f64|fsubd)       d0, d1, d2
0[0-9a-f]+ <[^>]+> bf04         itt     eq
0[0-9a-f]+ <[^>]+> ee30 0ac1    (vsubeq\.f32|fsubseq)   s0, s1, s2
0[0-9a-f]+ <[^>]+> ee31 0b42    (vsubeq\.f64|fsubdeq)   d0, d1, d2
0[0-9a-f]+ <[^>]+> ee80 0a81    (vdiv\.f32|fdivs)       s0, s1, s2
0[0-9a-f]+ <[^>]+> ee81 0b02    (vdiv\.f64|fdivd)       d0, d1, d2
0[0-9a-f]+ <[^>]+> bf04         itt     eq
0[0-9a-f]+ <[^>]+> ee80 0a81    (vdiveq\.f32|fdivseq)   s0, s1, s2
0[0-9a-f]+ <[^>]+> ee81 0b02    (vdiveq\.f64|fdivdeq)   d0, d1, d2
0[0-9a-f]+ <[^>]+> eeb5 0a40    (vcmp\.f32      s0, #0.0|fcmpzs s0)
0[0-9a-f]+ <[^>]+> eeb5 0b40    (vcmp\.f64      d0, #0.0|fcmpzd d0)
0[0-9a-f]+ <[^>]+> bf04         itt     eq
0[0-9a-f]+ <[^>]+> eeb5 0a40    (vcmpeq\.f32    s0, #0.0|fcmpzseq       s0)
0[0-9a-f]+ <[^>]+> eeb5 0b40    (vcmpeq\.f64    d0, #0.0|fcmpzdeq       d0)
0[0-9a-f]+ <[^>]+> eeb5 0ac0    (vcmpe\.f32     s0, #0.0|fcmpezs        s0)
0[0-9a-f]+ <[^>]+> eeb5 0bc0    (vcmpe\.f64     d0, #0.0|fcmpezd        d0)
0[0-9a-f]+ <[^>]+> bf04         itt     eq
0[0-9a-f]+ <[^>]+> eeb5 0ac0    (vcmpeeq\.f32   s0, #0.0|fcmpezseq      s0)
0[0-9a-f]+ <[^>]+> eeb5 0bc0    (vcmpeeq\.f64   d0, #0.0|fcmpezdeq      d0)
0[0-9a-f]+ <[^>]+> eebd 0ae0    (vcvt\.s32\.f32|ftosizs)        s0, s1
0[0-9a-f]+ <[^>]+> eebc 0ae0    (vcvt\.u32\.f32|ftouizs)        s0, s1
0[0-9a-f]+ <[^>]+> eebd 0bc1    (vcvt\.s32\.f64|ftosizd)        s0, d1
0[0-9a-f]+ <[^>]+> eebc 0bc1    (vcvt\.u32\.f64|ftouizd)        s0, d1
0[0-9a-f]+ <[^>]+> bf01         itttt   eq
0[0-9a-f]+ <[^>]+> eebd 0ae0    (vcvteq\.s32\.f32|ftosizseq)    s0, s1
0[0-9a-f]+ <[^>]+> eebc 0ae0    (vcvteq\.u32\.f32|ftouizseq)    s0, s1
0[0-9a-f]+ <[^>]+> eebd 0bc1    (vcvteq\.s32\.f64|ftosizdeq)    s0, d1
0[0-9a-f]+ <[^>]+> eebc 0bc1    (vcvteq\.u32\.f64|ftouizdeq)    s0, d1
0[0-9a-f]+ <[^>]+> eebd 0a60    (vcvtr\.s32\.f32|ftosis)        s0, s1
0[0-9a-f]+ <[^>]+> eebc 0a60    (vcvtr\.u32\.f32|ftouis)        s0, s1
0[0-9a-f]+ <[^>]+> eeb8 0ae0    (vcvt\.f32\.s32|fsitos) s0, s1
0[0-9a-f]+ <[^>]+> eeb8 0a60    (vcvt\.f32\.u32|fuitos) s0, s1
0[0-9a-f]+ <[^>]+> eeb7 0bc1    (vcvt\.f32\.f64|fcvtsd) s0, d1
0[0-9a-f]+ <[^>]+> eeb7 0ae0    (vcvt\.f64\.f32|fcvtds) d0, s1
0[0-9a-f]+ <[^>]+> eebd 0b41    (vcvtr\.s32\.f64|ftosid)        s0, d1
0[0-9a-f]+ <[^>]+> eebc 0b41    (vcvtr\.u32\.f64|ftouid)        s0, d1
0[0-9a-f]+ <[^>]+> eeb8 0be0    (vcvt\.f64\.s32|fsitod) d0, s1
0[0-9a-f]+ <[^>]+> eeb8 0b60    (vcvt\.f64\.u32|fuitod) d0, s1
0[0-9a-f]+ <[^>]+> bf01         itttt   eq
0[0-9a-f]+ <[^>]+> eebd 0a60    (vcvtreq\.s32\.f32|ftosiseq)    s0, s1
0[0-9a-f]+ <[^>]+> eebc 0a60    (vcvtreq\.u32\.f32|ftouiseq)    s0, s1
0[0-9a-f]+ <[^>]+> eeb8 0ae0    (vcvteq\.f32\.s32|fsitoseq)     s0, s1
0[0-9a-f]+ <[^>]+> eeb8 0a60    (vcvteq\.f32\.u32|fuitoseq)     s0, s1
0[0-9a-f]+ <[^>]+> bf01         itttt   eq
0[0-9a-f]+ <[^>]+> eeb7 0bc1    (vcvteq\.f32\.f64|fcvtsdeq)     s0, d1
0[0-9a-f]+ <[^>]+> eeb7 0ae0    (vcvteq\.f64\.f32|fcvtdseq)     d0, s1
0[0-9a-f]+ <[^>]+> eebd 0b41    (vcvtreq\.s32\.f64|ftosideq)    s0, d1
0[0-9a-f]+ <[^>]+> eebc 0b41    (vcvtreq\.u32\.f64|ftouideq)    s0, d1
0[0-9a-f]+ <[^>]+> bf04         itt     eq
0[0-9a-f]+ <[^>]+> eeb8 0be0    (vcvteq\.f64\.s32|fsitodeq)     d0, s1
0[0-9a-f]+ <[^>]+> eeb8 0b60    (vcvteq\.f64\.u32|fuitodeq)     d0, s1
0[0-9a-f]+ <[^>]+> eebe 0aef    (vcvt\.s32\.f32 s0, s0, #1|ftosls       s0, #1)
0[0-9a-f]+ <[^>]+> eebf 0aef    (vcvt\.u32\.f32 s0, s0, #1|ftouls       s0, #1)
0[0-9a-f]+ <[^>]+> eeba 0aef    (vcvt\.f32\.s32 s0, s0, #1|fsltos       s0, #1)
0[0-9a-f]+ <[^>]+> eebb 0aef    (vcvt\.f32\.u32 s0, s0, #1|fultos       s0, #1)
0[0-9a-f]+ <[^>]+> eebe 0bef    (vcvt\.s32\.f64 d0, d0, #1|ftosld       d0, #1)
0[0-9a-f]+ <[^>]+> eebf 0bef    (vcvt\.u32\.f64 d0, d0, #1|ftould       d0, #1)
0[0-9a-f]+ <[^>]+> eeba 0bef    (vcvt\.f64\.s32 d0, d0, #1|fsltod       d0, #1)
0[0-9a-f]+ <[^>]+> eebb 0bef    (vcvt\.f64\.u32 d0, d0, #1|fultod       d0, #1)
0[0-9a-f]+ <[^>]+> eeba 0a67    (vcvt\.f32\.s16 s0, s0, #1|fshtos       s0, #1)
0[0-9a-f]+ <[^>]+> eebb 0a67    (vcvt\.f32\.u16 s0, s0, #1|fuhtos       s0, #1)
0[0-9a-f]+ <[^>]+> eeba 0b67    (vcvt\.f64\.s16 d0, d0, #1|fshtod       d0, #1)
0[0-9a-f]+ <[^>]+> eebb 0b67    (vcvt\.f64\.u16 d0, d0, #1|fuhtod       d0, #1)
0[0-9a-f]+ <[^>]+> eebe 0a67    (vcvt\.s16\.f32 s0, s0, #1|ftoshs       s0, #1)
0[0-9a-f]+ <[^>]+> eebf 0a67    (vcvt\.u16\.f32 s0, s0, #1|ftouhs       s0, #1)
0[0-9a-f]+ <[^>]+> eebe 0b67    (vcvt\.s16\.f64 d0, d0, #1|ftoshd       d0, #1)
0[0-9a-f]+ <[^>]+> eebf 0b67    (vcvt\.u16\.f64 d0, d0, #1|ftouhd       d0, #1)
0[0-9a-f]+ <[^>]+> bf01         itttt   eq
0[0-9a-f]+ <[^>]+> eebe 0aef    (vcvteq\.s32\.f32       s0, s0, #1|ftoslseq     s0, #1)
0[0-9a-f]+ <[^>]+> eebf 0aef    (vcvteq\.u32\.f32       s0, s0, #1|ftoulseq     s0, #1)
0[0-9a-f]+ <[^>]+> eeba 0aef    (vcvteq\.f32\.s32       s0, s0, #1|fsltoseq     s0, #1)
0[0-9a-f]+ <[^>]+> eebb 0aef    (vcvteq\.f32\.u32       s0, s0, #1|fultoseq     s0, #1)
0[0-9a-f]+ <[^>]+> bf01         itttt   eq
0[0-9a-f]+ <[^>]+> eebe 0bef    (vcvteq\.s32\.f64       d0, d0, #1|ftosldeq     d0, #1)
0[0-9a-f]+ <[^>]+> eebf 0bef    (vcvteq\.u32\.f64       d0, d0, #1|ftouldeq     d0, #1)
0[0-9a-f]+ <[^>]+> eeba 0bef    (vcvteq\.f64\.s32       d0, d0, #1|fsltodeq     d0, #1)
0[0-9a-f]+ <[^>]+> eebb 0bef    (vcvteq\.f64\.u32       d0, d0, #1|fultodeq     d0, #1)
0[0-9a-f]+ <[^>]+> bf01         itttt   eq
0[0-9a-f]+ <[^>]+> eeba 0a67    (vcvteq\.f32\.s16       s0, s0, #1|fshtoseq     s0, #1)
0[0-9a-f]+ <[^>]+> eebb 0a67    (vcvteq\.f32\.u16       s0, s0, #1|fuhtoseq     s0, #1)
0[0-9a-f]+ <[^>]+> eeba 0b67    (vcvteq\.f64\.s16       d0, d0, #1|fshtodeq     d0, #1)
0[0-9a-f]+ <[^>]+> eebb 0b67    (vcvteq\.f64\.u16       d0, d0, #1|fuhtodeq     d0, #1)
0[0-9a-f]+ <[^>]+> bf01         itttt   eq
0[0-9a-f]+ <[^>]+> eebe 0a67    (vcvteq\.s16\.f32       s0, s0, #1|ftoshseq     s0, #1)
0[0-9a-f]+ <[^>]+> eebf 0a67    (vcvteq\.u16\.f32       s0, s0, #1|ftouhseq     s0, #1)
0[0-9a-f]+ <[^>]+> eebe 0b67    (vcvteq\.s16\.f64       d0, d0, #1|ftoshdeq     d0, #1)
0[0-9a-f]+ <[^>]+> eebf 0b67    (vcvteq\.u16\.f64       d0, d0, #1|ftouhdeq     d0, #1)
0[0-9a-f]+ <[^>]+> ecd0 1a04    (vldmia|fldmias)        r0, {s3-s6}
0[0-9a-f]+ <[^>]+> ecd0 1a04    (vldmia|fldmias)        r0, {s3-s6}
0[0-9a-f]+ <[^>]+> ecf0 1a04    (vldmia|fldmias)        r0!, {s3-s6}
0[0-9a-f]+ <[^>]+> ed70 1a04    (vldmdb|fldmdbs)        r0!, {s3-s6}
0[0-9a-f]+ <[^>]+> ec90 3b08    vldmia  r0, {d3-d6}
0[0-9a-f]+ <[^>]+> ec90 3b08    vldmia  r0, {d3-d6}
0[0-9a-f]+ <[^>]+> ecb0 3b08    vldmia  r0!, {d3-d6}
0[0-9a-f]+ <[^>]+> ed30 3b08    vldmdb  r0!, {d3-d6}
0[0-9a-f]+ <[^>]+> bf01         itttt   eq
0[0-9a-f]+ <[^>]+> ecd0 1a04    (vldmiaeq|fldmiaseq)    r0, {s3-s6}
0[0-9a-f]+ <[^>]+> ecd0 1a04    (vldmiaeq|fldmiaseq)    r0, {s3-s6}
0[0-9a-f]+ <[^>]+> ecf0 1a04    (vldmiaeq|fldmiaseq)    r0!, {s3-s6}
0[0-9a-f]+ <[^>]+> ed70 1a04    (vldmdbeq|fldmdbseq)    r0!, {s3-s6}
0[0-9a-f]+ <[^>]+> bf01         itttt   eq
0[0-9a-f]+ <[^>]+> ec90 3b08    vldmiaeq        r0, {d3-d6}
0[0-9a-f]+ <[^>]+> ec90 3b08    vldmiaeq        r0, {d3-d6}
0[0-9a-f]+ <[^>]+> ecb0 3b08    vldmiaeq        r0!, {d3-d6}
0[0-9a-f]+ <[^>]+> ed30 3b08    vldmdbeq        r0!, {d3-d6}
0[0-9a-f]+ <[^>]+> ecc0 1a04    (vstmia|fstmias)        r0, {s3-s6}
0[0-9a-f]+ <[^>]+> ecc0 1a04    (vstmia|fstmias)        r0, {s3-s6}
0[0-9a-f]+ <[^>]+> ece0 1a04    (vstmia|fstmias)        r0!, {s3-s6}
0[0-9a-f]+ <[^>]+> ed60 1a04    (vstmdb|fstmdbs)        r0!, {s3-s6}
0[0-9a-f]+ <[^>]+> ec80 3b08    vstmia  r0, {d3-d6}
0[0-9a-f]+ <[^>]+> ec80 3b08    vstmia  r0, {d3-d6}
0[0-9a-f]+ <[^>]+> eca0 3b08    vstmia  r0!, {d3-d6}
0[0-9a-f]+ <[^>]+> ed20 3b08    vstmdb  r0!, {d3-d6}
0[0-9a-f]+ <[^>]+> bf01         itttt   eq
0[0-9a-f]+ <[^>]+> ecc0 1a04    (vstmiaeq|fstmiaseq)    r0, {s3-s6}
0[0-9a-f]+ <[^>]+> ecc0 1a04    (vstmiaeq|fstmiaseq)    r0, {s3-s6}
0[0-9a-f]+ <[^>]+> ece0 1a04    (vstmiaeq|fstmiaseq)    r0!, {s3-s6}
0[0-9a-f]+ <[^>]+> ed60 1a04    (vstmdbeq|fstmdbseq)    r0!, {s3-s6}
0[0-9a-f]+ <[^>]+> bf01         itttt   eq
0[0-9a-f]+ <[^>]+> ec80 3b08    vstmiaeq        r0, {d3-d6}
0[0-9a-f]+ <[^>]+> ec80 3b08    vstmiaeq        r0, {d3-d6}
0[0-9a-f]+ <[^>]+> eca0 3b08    vstmiaeq        r0!, {d3-d6}
0[0-9a-f]+ <[^>]+> ed20 3b08    vstmdbeq        r0!, {d3-d6}
0[0-9a-f]+ <[^>]+> ed90 0a01    (vldr|flds)     s0, \[r0, #4\]
0[0-9a-f]+ <[^>]+> ed90 0b01    vldr    d0, \[r0, #4\]
0[0-9a-f]+ <[^>]+> bf04         itt     eq
0[0-9a-f]+ <[^>]+> ed90 0a01    (vldreq|fldseq) s0, \[r0, #4\]
0[0-9a-f]+ <[^>]+> ed90 0b01    vldreq  d0, \[r0, #4\]
0[0-9a-f]+ <[^>]+> ed80 0a01    (vstr|fsts)     s0, \[r0, #4\]
0[0-9a-f]+ <[^>]+> ed80 0b01    vstr    d0, \[r0, #4\]
0[0-9a-f]+ <[^>]+> bf04         itt     eq
0[0-9a-f]+ <[^>]+> ed80 0a01    (vstreq|fstseq) s0, \[r0, #4\]
0[0-9a-f]+ <[^>]+> ed80 0b01    vstreq  d0, \[r0, #4\]

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.