OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.20.1/] [gas/] [testsuite/] [gas/] [cris/] [rd-dw2-1.d] - Rev 205

Compare with Previous | Blame | View Log

#readelf: -wl
#source: addi.s
#as: --em=criself --gdwarf2
# A most simple instruction sequence.
#...
 Line Number Statements:
  Extended opcode 2: set Address to 0x0
  Special opcode .*: advance Address by 0 to 0x0 and Line by 4 to 5
  Special opcode .*: advance Address by 2 to 0x2 and Line by 1 to 6
  Special opcode .*: advance Address by 2 to 0x4 and Line by 1 to 7
  Special opcode .*: advance Address by 2 to 0x6 and Line by 1 to 8
  Special opcode .*: advance Address by 2 to 0x8 and Line by 1 to 9
  Special opcode .*: advance Address by 2 to 0xa and Line by 1 to 10
  Special opcode .*: advance Address by 2 to 0xc and Line by 1 to 11
  Special opcode .*: advance Address by 2 to 0xe and Line by 1 to 12
  Special opcode .*: advance Address by 2 to 0x10 and Line by 1 to 13
  Special opcode .*: advance Address by 2 to 0x12 and Line by 1 to 14
  Special opcode .*: advance Address by 2 to 0x14 and Line by 1 to 15
  Special opcode .*: advance Address by 2 to 0x16 and Line by 1 to 16
  Advance PC by 2 to 0x18
  Extended opcode 1: End of Sequence

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.