OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.20.1/] [gas/] [testsuite/] [gas/] [i386/] [crc32.d] - Rev 215

Go to most recent revision | Compare with Previous | Blame | View Log

#objdump: -dw
#name: i386 crc32

.*:     file format .*

Disassembly of section .text:

0+ <foo>:
[       ]*[a-f0-9]+:    f2 0f 38 f0 06          crc32b \(%esi\),%eax
[       ]*[a-f0-9]+:    66 f2 0f 38 f1 06       crc32w \(%esi\),%eax
[       ]*[a-f0-9]+:    f2 0f 38 f1 06          crc32l \(%esi\),%eax
[       ]*[a-f0-9]+:    f2 0f 38 f0 c0          crc32b %al,%eax
[       ]*[a-f0-9]+:    f2 0f 38 f0 c0          crc32b %al,%eax
[       ]*[a-f0-9]+:    66 f2 0f 38 f1 c0       crc32w %ax,%eax
[       ]*[a-f0-9]+:    66 f2 0f 38 f1 c0       crc32w %ax,%eax
[       ]*[a-f0-9]+:    f2 0f 38 f1 c0          crc32l %eax,%eax
[       ]*[a-f0-9]+:    f2 0f 38 f1 c0          crc32l %eax,%eax
[       ]*[a-f0-9]+:    f2 0f 38 f0 06          crc32b \(%esi\),%eax
[       ]*[a-f0-9]+:    66 f2 0f 38 f1 06       crc32w \(%esi\),%eax
[       ]*[a-f0-9]+:    f2 0f 38 f1 06          crc32l \(%esi\),%eax
[       ]*[a-f0-9]+:    f2 0f 38 f0 c0          crc32b %al,%eax
[       ]*[a-f0-9]+:    66 f2 0f 38 f1 c0       crc32w %ax,%eax
[       ]*[a-f0-9]+:    f2 0f 38 f1 c0          crc32l %eax,%eax
#pass

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.