OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.20.1/] [gas/] [testsuite/] [gas/] [i386/] [x86-64-io-intel.d] - Rev 205

Compare with Previous | Blame | View Log

#source: x86-64-io.s
#objdump: -dwMintel
#name: x86-64 rex.W in/out (Intel disassembly)

.*: +file format .*

Disassembly of section .text:

0+000 <_in>:
   0:   48 ed                   rex.W in     eax,dx
   2:   66                      data16
   3:   48 ed                   rex.W in     eax,dx

0+005 <_out>:
   5:   48 ef                   rex.W out    dx,eax
   7:   66                      data16
   8:   48 ef                   rex.W out    dx,eax

0+00a <_ins>:
   a:   48 6d                   rex.W ins    DWORD PTR es:\[rdi\],dx
   c:   66                      data16
   d:   48 6d                   rex.W ins    DWORD PTR es:\[rdi\],dx

0+00f <_outs>:
   f:   48 6f                   rex.W outs   dx,DWORD PTR ds:\[rsi\]
  11:   66                      data16
  12:   48 6f                   rex.W outs   dx,DWORD PTR ds:\[rsi\]
#pass

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.