OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.20.1/] [gas/] [testsuite/] [gas/] [mips/] [branch-misc-3.s] - Rev 304

Go to most recent revision | Compare with Previous | Blame | View Log

	# ctc1s and compares shouldn't appear in a branch delay slot.
	ctc1	$4,$31
	b	1f
1:
	ctc1	$4,$31
	bc1t	1f
1:
	c.eq.s	$f0,$f2
	b	1f
1:
	c.eq.s	$f0,$f2
	bc1t	1f
1:
 
	# The next three branches should have nop-filled slots.
	ctc1	$4,$31
	addiu	$5,$5,1
	bc1t	1f
1:
	ctc1	$4,$31
	addiu	$5,$5,1
	addiu	$6,$6,1
	bc1t	1f
1:
	c.eq.s	$f0,$f2
	addiu	$5,$5,1
	bc1t	1f
1:
 
	# ...but a swap is possible in these three.
	ctc1	$4,$31
	addiu	$5,$5,1
	addiu	$6,$6,1
	addiu	$7,$7,1
	bc1t	1f
1:
	c.eq.s	$f0,$f2
	addiu	$5,$5,1
	addiu	$6,$6,1
	bc1t	1f
1:
	addiu	$7,$7,1
	bc1t	1f
1:

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.