OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.20.1/] [gas/] [testsuite/] [gas/] [mips/] [fpr-names-numeric.d] - Rev 205

Compare with Previous | Blame | View Log

#objdump: -dr --prefix-addresses --show-raw-insn -M gpr-names=numeric,fpr-names=numeric
#name: MIPS FPR disassembly (numeric)
#source: fpr-names.s

# Check objdump's handling of -M fpr-names=foo options.

.*: +file format .*mips.*

Disassembly of section .text:
0+0000 <[^>]*> 44800000         mtc1    \$0,\$f0
0+0004 <[^>]*> 44800800         mtc1    \$0,\$f1
0+0008 <[^>]*> 44801000         mtc1    \$0,\$f2
0+000c <[^>]*> 44801800         mtc1    \$0,\$f3
0+0010 <[^>]*> 44802000         mtc1    \$0,\$f4
0+0014 <[^>]*> 44802800         mtc1    \$0,\$f5
0+0018 <[^>]*> 44803000         mtc1    \$0,\$f6
0+001c <[^>]*> 44803800         mtc1    \$0,\$f7
0+0020 <[^>]*> 44804000         mtc1    \$0,\$f8
0+0024 <[^>]*> 44804800         mtc1    \$0,\$f9
0+0028 <[^>]*> 44805000         mtc1    \$0,\$f10
0+002c <[^>]*> 44805800         mtc1    \$0,\$f11
0+0030 <[^>]*> 44806000         mtc1    \$0,\$f12
0+0034 <[^>]*> 44806800         mtc1    \$0,\$f13
0+0038 <[^>]*> 44807000         mtc1    \$0,\$f14
0+003c <[^>]*> 44807800         mtc1    \$0,\$f15
0+0040 <[^>]*> 44808000         mtc1    \$0,\$f16
0+0044 <[^>]*> 44808800         mtc1    \$0,\$f17
0+0048 <[^>]*> 44809000         mtc1    \$0,\$f18
0+004c <[^>]*> 44809800         mtc1    \$0,\$f19
0+0050 <[^>]*> 4480a000         mtc1    \$0,\$f20
0+0054 <[^>]*> 4480a800         mtc1    \$0,\$f21
0+0058 <[^>]*> 4480b000         mtc1    \$0,\$f22
0+005c <[^>]*> 4480b800         mtc1    \$0,\$f23
0+0060 <[^>]*> 4480c000         mtc1    \$0,\$f24
0+0064 <[^>]*> 4480c800         mtc1    \$0,\$f25
0+0068 <[^>]*> 4480d000         mtc1    \$0,\$f26
0+006c <[^>]*> 4480d800         mtc1    \$0,\$f27
0+0070 <[^>]*> 4480e000         mtc1    \$0,\$f28
0+0074 <[^>]*> 4480e800         mtc1    \$0,\$f29
0+0078 <[^>]*> 4480f000         mtc1    \$0,\$f30
0+007c <[^>]*> 4480f800         mtc1    \$0,\$f31
        \.\.\.

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.