OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.20.1/] [gas/] [testsuite/] [gas/] [mips/] [lif-svr4pic.d] - Rev 304

Go to most recent revision | Compare with Previous | Blame | View Log

#objdump: -dr --prefix-addresses -mmips:3000
#name: MIPS lifloat-svr4pic
#as: -32 -mips1 -mtune=r3000 -KPIC -EB --defsym SVR4=1
#source: lifloat.s

# Test the li.d and li.s macros with -KPIC.

.*: +file format .*mips.*

Disassembly of section .text:
0+0000 <[^>]*> lw       at,0\(gp\)
[       ]*0: R_MIPS_GOT16       .rodata
0+0004 <[^>]*> nop
0+0008 <[^>]*> lw       a0,0\(at\)
[       ]*8: R_MIPS_LO16        .rodata
0+000c <[^>]*> lw       a1,4\(at\)
[       ]*c: R_MIPS_LO16        .rodata
0+0010 <[^>]*> lw       at,0\(gp\)
[       ]*10: R_MIPS_GOT16      .rodata
0+0014 <[^>]*> nop
0+0018 <[^>]*> lwc1     \$f5,8\(at\)
[       ]*18: R_MIPS_LO16       .rodata
0+001c <[^>]*> lwc1     \$f4,12\(at\)
[       ]*1c: R_MIPS_LO16       .rodata
0+0020 <[^>]*> lui      a0,0x3f8f
0+0024 <[^>]*> ori      a0,a0,0xcd36
0+0028 <[^>]*> lui      at,0x3f8f
0+002c <[^>]*> ori      at,at,0xcd36
0+0030 <[^>]*> mtc1     at,\$f4
        ...

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.