OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.20.1/] [gas/] [testsuite/] [gas/] [mips/] [mips32r2-fp32.s] - Rev 301

Go to most recent revision | Compare with Previous | Blame | View Log

# source file to test assembly of mips32r2 FP instructions
 
	.text
text_label:
 
      # FPU (cp1) instructions
      #
      # Even registers are supported w/ 32-bit FPU, odd
      # registers supported only for 64-bit FPU.
      # Only the 32-bit FPU instructions are tested here.
 
	mfhc1	$17, $f0
	mthc1	$17, $f0
 

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.