URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Subversion Repositories openrisc_me
[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.20.1/] [gas/] [testsuite/] [gas/] [score/] [tcond.s] - Rev 205
Compare with Previous | Blame | View Log
/* * test relax * Tcond <-> Tcond! * sdbbp <-> sdbbp! * Author: ligang */ .macro tran insn32, insn16 /* This block transform 32b instruction to 16b. */ .align 4 \insn32 #32b -> 16b \insn16 \insn32 #32b -> 16b \insn32 #32b -> 16b \insn16 \insn32 #32b -> 16b \insn32 #No transform add r18, r20, r24 /* This block transform 16b instruction to 32b. */ .align 4 \insn16 #No transform \insn32 \insn16 #No transform \insn16 \insn16 #16b -> 32b xor r18, r20, r24 .endm tran "tset", "tset!" tran "tcs", "tcs!" tran "tcc", "tcc!" tran "tgtu", "tgtu!" tran "tleu", "tleu!" tran "teq", "teq!" tran "tne", "tne!" tran "tgt", "tgt!" tran "tle", "tle!" tran "tge", "tge!" tran "tlt", "tlt!" tran "tmi", "tmi!" tran "tpl", "tpl!" tran "tvs", "tvs!" tran "tvc", "tvc!" tran "tcnz", "tcnz!" tran "sdbbp 12", "sdbbp! 12"