URL
https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk
Subversion Repositories openrisc_2011-10-31
[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.2.2/] [gcc/] [config/] [m32r/] [little.h] - Rev 527
Go to most recent revision | Compare with Previous | Blame | View Log
/* Definitions for Renesas little endian M32R cpu. Copyright (C) 2003, 2004, 2005, 2007 Free Software Foundation, Inc. This file is part of GCC. GCC is free software; you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation; either version 3, or (at your option) any later version. GCC is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for more details. You should have received a copy of the GNU General Public License along with GCC; see the file COPYING3. If not see <http://www.gnu.org/licenses/>. */ #define TARGET_LITTLE_ENDIAN 1 #define CPP_ENDIAN_SPEC \ " %{mbe:-D__BIG_ENDIAN__} %{mbig-endian:-D__BIG_ENDIAN__}" \ " %{!mbe: %{!mbig-endian:-D__LITTLE_ENDIAN__}}" #define CC1_ENDIAN_SPEC " %{!mbe: %{!mbig-endian:-mle}}" #define ASM_ENDIAN_SPEC \ " %{!mbe: %{!mbig-endian:-EL}} %{mbe:-EB} %{mbig-endian:-EB}" #define LINK_ENDIAN_SPEC " %{!mbe: %{!mbig-endian:-EL}}"
Go to most recent revision | Compare with Previous | Blame | View Log