URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Subversion Repositories openrisc_me
[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.2.2/] [gcc/] [config/] [or32/] [or32.md] - Rev 242
Go to most recent revision | Compare with Previous | Blame | View Log
;; Machine description for GNU compiler, OpenRISC 1000 family, OR32 ISA;; Copyright (C) 1999, 2000, 2001, 2002, 2003, 2004, 2005 Free Software Foundation, Inc.;; Contributed by Damjan Lampret <damjanl@bsemi.com> in 1999.;; Major optimizations by Matjaz Breskvar <matjazb@bsemi.com> in 2005.;; Floating point additions by Jungsook Yang <jungsook.yang@uci.edu> and Julius Baxter <julius@orsoc.se>;; This file is part of GNU CC.;; GNU CC is free software; you can redistribute it and/or modify;; it under the terms of the GNU General Public License as published by;; the Free Software Foundation; either version 1, or (at your option);; any later version.;; GNU CC is distributed in the hope that it will be useful,;; but WITHOUT ANY WARRANTY; without even the implied warranty of;; MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the;; GNU General Public License for more details.;; You should have received a copy of the GNU General Public License;; along with GNU CC; see the file COPYING. If not, write to;; the Free Software Foundation, 59 Temple Place - Suite 330,;; Boston, MA 02111-1307, USA.(include "predicates.md")(define_attr "type""unknown,load,store,move,extend,logic,add,mul,shift,compare,branch,jump,fp"(const_string "unknown"));; Number of instructions(define_attr "length" "" (const_int 1))(define_delay (eq_attr "type" "branch,jump")[(and (eq_attr "type" "!branch,jump")(eq_attr "length" "1")) (nil) (nil)]);; (define_function_unit NAME MULTIPLICITY SIMULTANEITY;; TEST READY-DELAY ISSUE-DELAY [CONFLICT-LIST]);; MULTIPLICITY - Number of functional units of this type;; SIMULTANEITY - Zero for pipelined functional unit;; READY-DELAY - Number of cycles before result is available;; ISSUE-DELAY - Number of cycles before unit can accept new instruction;;;(define_function_unit "bit_unit" 1 0 (eq_attr "type" "shift") 3 1);(define_function_unit "lsu" 1 0 (eq_attr "type" "load") 3 3);(define_function_unit "lsu" 1 0 (eq_attr "type" "store") 2 1);(define_function_unit "alu" 1 0 (eq_attr "type" "add,logic,extend,move,compare") 2 1);(define_function_unit "mul_unit" 1 0 (eq_attr "type" "mul") 16 16)(define_cpu_unit "or32_alu")(define_insn_reservation "bit_unit" 3 (eq_attr "type" "shift") "or32_alu")(define_insn_reservation "lsu_load" 3 (eq_attr "type" "load") "or32_alu*3")(define_insn_reservation "lsu_store" 2 (eq_attr "type" "store") "or32_alu")(define_insn_reservation "alu_unit" 2 (eq_attr "type" "add,logic,extend,move,compare") "or32_alu")(define_insn_reservation "mul_unit" 16 (eq_attr "type" "mul") "or32_alu*16");; Called after register allocation to add any instructions needed for the;; prologue. Using a prologue insn is favored compared to putting all of the;; instructions in output_function_prologue(), since it allows the scheduler;; to intermix instructions with the saves of the caller saved registers. In;; some cases, it might be necessary to emit a barrier instruction as the last;; insn to prevent such scheduling.(define_expand "prologue"[(use (const_int 1))]"TARGET_MASK_SCHED_LOGUE"{or32_expand_prologue ();DONE;});; Called after register allocation to add any instructions needed for the;; epilogue. Using an epilogue insn is favored compared to putting all of the;; instructions in output_function_epilogue(), since it allows the scheduler;; to intermix instructions with the restores of the caller saved registers.;; In some cases, it might be necessary to emit a barrier instruction as the;; first insn to prevent such scheduling.(define_expand "epilogue"[(use (const_int 2))]"TARGET_MASK_SCHED_LOGUE"{or32_expand_epilogue (false);DONE;})(define_expand "sibcall_epilogue"[(use (const_int 2))]"TARGET_MASK_SCHED_LOGUE"{or32_expand_epilogue (true);DONE;})(define_insn "return_internal"[(return)(use (match_operand 0 "pmode_register_operand" ""))]"TARGET_MASK_SCHED_LOGUE""l.jr \t%0%("[(set_attr "type" "jump")(set_attr "length" "1")]);;;; Sibcalls;;(define_expand "sibcall"[(parallel [(call (match_operand 0 "" "")(match_operand 1 "" ""))(use (match_operand 2 "" "")) ;; next_arg_reg(use (match_operand 3 "" ""))])] ;; struct_value_size_rtx"TARGET_MASK_SIBCALL""{or32_expand_sibcall (0, XEXP (operands[0], 0), operands[1]);DONE;}")(define_expand "sibcall_value"[(set (match_operand 0 "" "")(call (match_operand:SI 1 "" "")(match_operand 2 "" "")))]"TARGET_MASK_SIBCALL""{or32_expand_sibcall (operands[0], XEXP (operands[1], 0), operands[2]);DONE;}")(define_insn "sibcall_internal"[(call (mem:SI (match_operand:SI 0 "sibcall_insn_operand" "s,r"))(match_operand 1 "" ""))(use (reg:SI 9))]"TARGET_MASK_SIBCALL""@l.j \t%S0%(\t # sibcall sl.jr \t%0%(\t # sibcall r"[(set_attr "type" "jump,jump")]);;;; movQI;;(define_expand "movqi"[(set (match_operand:QI 0 "general_operand" "")(match_operand:QI 1 "general_operand" ""))]"""if (!no_new_pseudos){if (GET_CODE (operands[1]) == CONST_INT){rtx reg = gen_reg_rtx (SImode);emit_insn (gen_movsi (reg, operands[1]));operands[1] = gen_lowpart (QImode, reg);}if (GET_CODE (operands[1]) == MEM && optimize > 0){rtx reg = gen_reg_rtx (SImode);emit_insn (gen_rtx_SET (SImode, reg,gen_rtx_ZERO_EXTEND (SImode,operands[1])));operands[1] = gen_lowpart (QImode, reg);}if (GET_CODE (operands[0]) != REG)operands[1] = force_reg (QImode, operands[1]);}")(define_insn "*movqi_internal"[(set (match_operand:QI 0 "nonimmediate_operand" "=m,r,r,r,r")(match_operand:QI 1 "general_operand" "r,r,I,K,m"))]"""@l.sb \t%0,%1\t # movqil.ori \t%0,%1,0\t # movqi: move reg to regl.addi \t%0,r0,%1\t # movqi: move immediatel.ori \t%0,r0,%1\t # movqi: move immediatel.lbz \t%0,%1\t # movqi"[(set_attr "type" "store,add,add,logic,load")]);;;; movHI;;(define_expand "movhi"[(set (match_operand:HI 0 "general_operand" "")(match_operand:HI 1 "general_operand" ""))]"""if (!no_new_pseudos){if (GET_CODE (operands[1]) == CONST_INT){rtx reg = gen_reg_rtx (SImode);emit_insn (gen_movsi (reg, operands[1]));operands[1] = gen_lowpart (HImode, reg);}if (GET_CODE (operands[1]) == MEM && optimize > 0){rtx reg = gen_reg_rtx (SImode);emit_insn (gen_rtx_SET (SImode, reg,gen_rtx_ZERO_EXTEND (SImode,operands[1])));operands[1] = gen_lowpart (HImode, reg);}if (GET_CODE (operands[0]) != REG)operands[1] = force_reg (HImode, operands[1]);}")(define_insn "*movhi_internal"[(set (match_operand:HI 0 "nonimmediate_operand" "=m,r,r,r,r")(match_operand:HI 1 "general_operand" "r,r,I,K,m"))]"""@l.sh \t%0,%1\t # movhil.ori \t%0,%1,0\t # movhi: move reg to regl.addi \t%0,r0,%1\t # movhi: move immediatel.ori \t%0,r0,%1\t # movhi: move immediatel.lhz \t%0,%1\t # movhi"[(set_attr "type" "store,add,add,logic,load")])(define_expand "movsi"[(set (match_operand:SI 0 "general_operand" "")(match_operand:SI 1 "general_operand" ""))]""{/* Working with CONST_INTs is easier, so converta double if needed. */if (GET_CODE (operands[1]) == CONST_DOUBLE) {operands[1] = GEN_INT (CONST_DOUBLE_LOW (operands[1]));}/* Handle sets of MEM first. */if (GET_CODE (operands[0]) == MEM){if (register_operand(operands[1], SImode)|| (operands[1] == const0_rtx))goto movsi_is_ok;if (! reload_in_progress){operands[0] = validize_mem (operands[0]);operands[1] = force_reg (SImode, operands[1]);}}/* This makes sure we will not get rematched due to splittage. */if (! CONSTANT_P (operands[1]) || input_operand (operands[1], SImode));else if (CONSTANT_P (operands[1])&& GET_CODE (operands[1]) != HIGH&& GET_CODE (operands[1]) != LO_SUM){or32_emit_set_const32 (operands[0], operands[1]);DONE;}movsi_is_ok:;});;;; movSI;;(define_insn "*movsi_insn"[(set (match_operand:SI 0 "nonimmediate_operand" "=r,r,r,r,r,m")(match_operand:SI 1 "input_operand" "I,K,M,r,m,r"))]"(register_operand (operands[0], SImode)|| register_operand (operands[1], SImode)|| (operands[1] == const0_rtx))""@l.addi \t%0,r0,%1\t # move immediate Il.ori \t%0,r0,%1\t # move immediate Kl.movhi \t%0,hi(%1)\t # move immediate Ml.ori \t%0,%1,0\t # move reg to regl.lwz \t%0,%1\t # SI loadl.sw \t%0,%1\t # SI store"[(set_attr "type" "add,load,store,add,logic,move")(set_attr "length" "1,1,1,1,1,1")])(define_insn "*movsi_lo_sum"[(set (match_operand:SI 0 "register_operand" "=r")(lo_sum:SI (match_operand:SI 1 "register_operand" "r")(match_operand:SI 2 "immediate_operand" "i")))]"""l.ori \t%0,%1,lo(%2)"[(set_attr "type" "logic")(set_attr "length" "1")])(define_insn "*movsi_high"[(set (match_operand:SI 0 "register_operand" "=r")(high:SI (match_operand:SI 1 "immediate_operand" "i")))]"""l.movhi \t%0,hi(%1)"[(set_attr "type" "move")(set_attr "length" "1")])(define_insn "movsi_insn_big"[(set (match_operand:SI 0 "nonimmediate_operand" "=r")(match_operand:SI 1 "immediate_operand" "i"))]"GET_CODE(operands[1]) != CONST_INT""l.movhi \t%0,hi(%1)\;l.ori \t%0,%0,lo(%1)"[(set_attr "type" "move")(set_attr "length" "2")]);;;; Conditional Branches & Moves;;(define_expand "addsicc"[(match_operand:SI 0 "register_operand" "")(match_operand 1 "comparison_operator" "")(match_operand:SI 2 "register_operand" "")(match_operand:SI 3 "register_operand" "")]"""FAIL;")(define_expand "addhicc"[(match_operand:HI 0 "register_operand" "")(match_operand 1 "comparison_operator" "")(match_operand:HI 2 "register_operand" "")(match_operand:HI 3 "register_operand" "")]"""FAIL;")(define_expand "addqicc"[(match_operand:QI 0 "register_operand" "")(match_operand 1 "comparison_operator" "")(match_operand:QI 2 "register_operand" "")(match_operand:QI 3 "register_operand" "")]"""FAIL;");;;; conditional moves;;(define_expand "movsicc"[(set (match_operand:SI 0 "register_operand" "")(if_then_else:SI (match_operand 1 "comparison_operator" "")(match_operand:SI 2 "register_operand" "")(match_operand:SI 3 "register_operand" "")))]"TARGET_MASK_CMOV""{if (or32_emit_cmove (operands[0], operands[1], operands[2], operands[3]))DONE;}")(define_expand "movhicc"[(set (match_operand:HI 0 "register_operand" "")(if_then_else:SI (match_operand 1 "comparison_operator" "")(match_operand:HI 2 "register_operand" "")(match_operand:HI 3 "register_operand" "")))]"""{FAIL;}")(define_expand "movqicc"[(set (match_operand:QI 0 "register_operand" "")(if_then_else:SI (match_operand 1 "comparison_operator" "")(match_operand:QI 2 "register_operand" "")(match_operand:QI 3 "register_operand" "")))]"""{FAIL;}");; We use the BASE_REGS for the cmov input operands because, if rA is;; 0, the value of 0 is placed in rD upon truth. Similarly for rB;; because we may switch the operands and rB may end up being rA.(define_insn "cmov"[(set (match_operand:SI 0 "register_operand" "=r")(if_then_else:SI(match_operator 1 "comparison_operator"[(match_operand 4 "cc_reg_operand" "")(const_int 0)])(match_operand:SI 2 "register_operand" "r")(match_operand:SI 3 "register_operand" "r")))]"TARGET_MASK_CMOV""*return or32_output_cmov(operands);");;;; ....................;;;; COMPARISONS;;;; ....................;; Flow here is rather complex:;;;; 1) The cmp{si,di,sf,df} routine is called. It deposits the;; arguments into the branch_cmp array, and the type into;; branch_type. No RTL is generated.;;;; 2) The appropriate branch define_expand is called, which then;; creates the appropriate RTL for the comparison and branch.;; Different CC modes are used, based on what type of branch is;; done, so that we can constrain things appropriately. There;; are assumptions in the rest of GCC that break if we fold the;; operands into the branches for integer operations, and use cc0;; for floating point, so we use the fp status register instead.;; If needed, an appropriate temporary is created to hold the;; of the integer compare.;; Compare insns are next. Note that the RS/6000 has two types of compares,;; signed & unsigned, and one type of branch.;;;; Start with the DEFINE_EXPANDs to generate the rtl for compares, scc;; insns, and branches. We store the operands of compares until we see;; how it is used.(define_expand "cmpsi"[(set (reg:CC 32)(compare:CC (match_operand:SI 0 "register_operand" "")(match_operand:SI 1 "nonmemory_operand" "")))]""{if (GET_CODE (operands[0]) == MEM && GET_CODE (operands[1]) == MEM)operands[0] = force_reg (SImode, operands[0]);or32_compare_op0 = operands[0];or32_compare_op1 = operands[1];DONE;})(define_expand "cmpsf"[(set (reg:CC 32)(compare:CC (match_operand:SF 0 "register_operand" "")(match_operand:SF 1 "register_operand" "")))]"TARGET_HARD_FLOAT"{if (GET_CODE (operands[0]) == MEM && GET_CODE (operands[1]) == MEM)operands[0] = force_reg (SFmode, operands[0]);or32_compare_op0 = operands[0];or32_compare_op1 = operands[1];DONE;});;;; Conditional branches;;(define_expand "beq"[(use (match_operand 0 "" ""))]"""or32_expand_branch (EQ, operands[0]); DONE;")(define_expand "bne"[(use (match_operand 0 "" ""))]"""or32_expand_branch (NE, operands[0]); DONE;")(define_expand "bgt"[(use (match_operand 0 "" ""))]"""or32_expand_branch (GT, operands[0]); DONE;")(define_expand "bgtu"[(use (match_operand 0 "" ""))]"""or32_expand_branch (GTU, operands[0]); DONE;")(define_expand "blt"[(use (match_operand 0 "" ""))]"""or32_expand_branch (LT, operands[0]); DONE;")(define_expand "bltu"[(use (match_operand 0 "" ""))]"""or32_expand_branch (LTU, operands[0]); DONE;")(define_expand "bge"[(use (match_operand 0 "" ""))]"""or32_expand_branch (GE, operands[0]); DONE;")(define_expand "bgeu"[(use (match_operand 0 "" ""))]"""or32_expand_branch (GEU, operands[0]); DONE;")(define_expand "ble"[(use (match_operand 0 "" ""))]"""or32_expand_branch (LE, operands[0]); DONE;")(define_expand "bleu"[(use (match_operand 0 "" ""))]"""or32_expand_branch (LEU, operands[0]); DONE;");;;; Setting a CCxx registers from comparision;;;; Here are the actual compare insns.(define_insn "*cmpsi_eq"[(set (reg:CCEQ 32)(compare:CCEQ (match_operand:SI 0 "register_operand" "r,r")(match_operand:SI 1 "nonmemory_operand" "I,r")))]"""@l.sfeqi\t%0,%1l.sfeq \t%0,%1")(define_insn "*cmpsi_ne"[(set (reg:CCNE 32)(compare:CCNE (match_operand:SI 0 "register_operand" "r,r")(match_operand:SI 1 "nonmemory_operand" "I,r")))]"""@l.sfnei\t%0,%1l.sfne \t%0,%1")(define_insn "*cmpsi_gt"[(set (reg:CCGT 32)(compare:CCGT (match_operand:SI 0 "register_operand" "r,r")(match_operand:SI 1 "nonmemory_operand" "I,r")))]"""@l.sfgtsi\t%0,%1l.sfgts \t%0,%1")(define_insn "*cmpsi_gtu"[(set (reg:CCGTU 32)(compare:CCGTU (match_operand:SI 0 "register_operand" "r,r")(match_operand:SI 1 "nonmemory_operand" "I,r")))]"""@l.sfgtui\t%0,%1l.sfgtu \t%0,%1")(define_insn "*cmpsi_lt"[(set (reg:CCLT 32)(compare:CCLT (match_operand:SI 0 "register_operand" "r,r")(match_operand:SI 1 "nonmemory_operand" "I,r")))]"""@l.sfltsi\t%0,%1l.sflts \t%0,%1")(define_insn "*cmpsi_ltu"[(set (reg:CCLTU 32)(compare:CCLTU (match_operand:SI 0 "register_operand" "r,r")(match_operand:SI 1 "nonmemory_operand" "I,r")))]"""@l.sfltui\t%0,%1l.sfltu \t%0,%1")(define_insn "*cmpsi_ge"[(set (reg:CCGE 32)(compare:CCGE (match_operand:SI 0 "register_operand" "r,r")(match_operand:SI 1 "nonmemory_operand" "I,r")))]"""@l.sfgesi\t%0,%1l.sfges \t%0,%1")(define_insn "*cmpsi_geu"[(set (reg:CCGEU 32)(compare:CCGEU (match_operand:SI 0 "register_operand" "r,r")(match_operand:SI 1 "nonmemory_operand" "I,r")))]"""@l.sfgeui\t%0,%1l.sfgeu \t%0,%1")(define_insn "*cmpsi_le"[(set (reg:CCLE 32)(compare:CCLE (match_operand:SI 0 "register_operand" "r,r")(match_operand:SI 1 "nonmemory_operand" "I,r")))]"""@l.sflesi\t%0,%1l.sfles \t%0,%1")(define_insn "*cmpsi_leu"[(set (reg:CCLEU 32)(compare:CCLEU (match_operand:SI 0 "register_operand" "r,r")(match_operand:SI 1 "nonmemory_operand" "I,r")))]"""@l.sfleui\t%0,%1l.sfleu \t%0,%1");; Single precision floating point evaluation instructions(define_insn "*cmpsf_eq"[(set (reg:CCEQ 32)(compare:CCEQ (match_operand:SF 0 "register_operand" "r,r")(match_operand:SF 1 "register_operand" "r,r")))]"TARGET_HARD_FLOAT""lf.sfeq.s\t%0,%1")(define_insn "*cmpsf_ne"[(set (reg:CCNE 32)(compare:CCNE (match_operand:SF 0 "register_operand" "r,r")(match_operand:SF 1 "register_operand" "r,r")))]"TARGET_HARD_FLOAT""lf.sfne.s\t%0,%1")(define_insn "*cmpsf_gt"[(set (reg:CCGT 32)(compare:CCGT (match_operand:SF 0 "register_operand" "r,r")(match_operand:SF 1 "register_operand" "r,r")))]"TARGET_HARD_FLOAT""lf.sfgt.s\t%0,%1")(define_insn "*cmpsf_ge"[(set (reg:CCGE 32)(compare:CCGE (match_operand:SF 0 "register_operand" "r,r")(match_operand:SF 1 "register_operand" "r,r")))]"TARGET_HARD_FLOAT""lf.sfge.s\t%0,%1")(define_insn "*cmpsf_lt"[(set (reg:CCLT 32)(compare:CCLT (match_operand:SF 0 "register_operand" "r,r")(match_operand:SF 1 "register_operand" "r,r")))]"TARGET_HARD_FLOAT""lf.sflt.s\t%0,%1")(define_insn "*cmpsf_le"[(set (reg:CCLE 32)(compare:CCLE (match_operand:SF 0 "register_operand" "r,r")(match_operand:SF 1 "register_operand" "r,r")))]"TARGET_HARD_FLOAT""lf.sfle.s\t%0,%1")(define_insn "*bf"[(set (pc)(if_then_else (match_operator 1 "comparison_operator"[(match_operand 2"cc_reg_operand" "")(const_int 0)])(label_ref (match_operand 0 "" ""))(pc)))]"""*return or32_output_bf(operands);"[(set_attr "type" "branch")(set_attr "length" "1")]);;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;(define_insn "movdi"[(set (match_operand:DI 0 "nonimmediate_operand" "=r, r, m, r")(match_operand:DI 1 "general_operand" " r, m, r, i"))]"""*return or32_output_move_double (operands);"[(set_attr "length" "2,2,2,3")])(define_insn "movdf"[(set (match_operand:DF 0 "nonimmediate_operand" "=r, r, m, r")(match_operand:DF 1 "general_operand" " r, m, r, i"))]"""*return or32_output_move_double (operands);"[(set_attr "length" "2,2,2,3")])(define_insn "movsf"[(set (match_operand:SF 0 "general_operand" "=r,r,m")(match_operand:SF 1 "general_operand" "r,m,r"))]"""@l.ori \t%0,%1,0\t # movsfl.lwz \t%0,%1\t # movsfl.sw \t%0,%1\t # movsf"[(set_attr "type" "move,load,store")(set_attr "length" "1,1,1")]);;;; extendqisi2;;(define_expand "extendqisi2"[(use (match_operand:SI 0 "register_operand" ""))(use (match_operand:QI 1 "nonimmediate_operand" ""))]"""{if (TARGET_MASK_SEXT)emit_insn (gen_extendqisi2_sext(operands[0], operands[1]));else {if ( GET_CODE(operands[1]) == MEM ) {emit_insn (gen_extendqisi2_no_sext_mem(operands[0], operands[1]));}else {emit_insn (gen_extendqisi2_no_sext_reg(operands[0], operands[1]));}}DONE;}")(define_insn "extendqisi2_sext"[(set (match_operand:SI 0 "register_operand" "=r,r")(sign_extend:SI (match_operand:QI 1 "nonimmediate_operand" "r,m")))]"TARGET_MASK_SEXT""@l.extbs \t%0,%1\t # extendqisi2_has_signed_extendl.lbs \t%0,%1\t # extendqisi2_has_signed_extend"[(set_attr "length" "1,1")(set_attr "type" "extend,load")])(define_insn "extendqisi2_no_sext_mem"[(set (match_operand:SI 0 "register_operand" "=r")(sign_extend:SI (match_operand:QI 1 "memory_operand" "m")))]"!TARGET_MASK_SEXT""l.lbs \t%0,%1\t # extendqisi2_no_sext_mem"[(set_attr "length" "1")(set_attr "type" "load")])(define_expand "extendqisi2_no_sext_reg"[(set (match_dup 2)(ashift:SI (match_operand:QI 1 "register_operand" "")(const_int 24)))(set (match_operand:SI 0 "register_operand" "")(ashiftrt:SI (match_dup 2)(const_int 24)))]"!TARGET_MASK_SEXT""{operands[1] = gen_lowpart (SImode, operands[1]);operands[2] = gen_reg_rtx (SImode); }");;;; extendhisi2;;(define_expand "extendhisi2"[(use (match_operand:SI 0 "register_operand" ""))(use (match_operand:HI 1 "nonimmediate_operand" ""))]"""{if (TARGET_MASK_SEXT)emit_insn (gen_extendhisi2_sext(operands[0], operands[1]));else {if ( GET_CODE(operands[1]) == MEM ) {emit_insn (gen_extendhisi2_no_sext_mem(operands[0], operands[1]));}else {emit_insn (gen_extendhisi2_no_sext_reg(operands[0], operands[1]));}}DONE;}")(define_insn "extendhisi2_sext"[(set (match_operand:SI 0 "register_operand" "=r,r")(sign_extend:SI (match_operand:HI 1 "nonimmediate_operand" "r,m")))]"TARGET_MASK_SEXT""@l.exths \t%0,%1\t # extendhisi2_has_signed_extendl.lhs \t%0,%1\t # extendhisi2_has_signed_extend"[(set_attr "length" "1,1")(set_attr "type" "extend,load")])(define_insn "extendhisi2_no_sext_mem"[(set (match_operand:SI 0 "register_operand" "=r")(sign_extend:SI (match_operand:HI 1 "memory_operand" "m")))]"!TARGET_MASK_SEXT""l.lhs \t%0,%1\t # extendhisi2_no_sext_mem"[(set_attr "length" "1")(set_attr "type" "load")])(define_expand "extendhisi2_no_sext_reg"[(set (match_dup 2)(ashift:SI (match_operand:HI 1 "register_operand" "")(const_int 16)))(set (match_operand:SI 0 "register_operand" "")(ashiftrt:SI (match_dup 2)(const_int 16)))]"!TARGET_MASK_SEXT""{operands[1] = gen_lowpart (SImode, operands[1]);operands[2] = gen_reg_rtx (SImode); }");;;; zero_extend<m><n>2;;(define_insn "zero_extendqisi2"[(set (match_operand:SI 0 "register_operand" "=r,r")(zero_extend:SI (match_operand:QI 1 "nonimmediate_operand" "r,m")))]"""@l.andi \t%0,%1,0xff\t # zero_extendqisi2l.lbz \t%0,%1\t # zero_extendqisi2"[(set_attr "type" "logic,load")(set_attr "length" "1,1")])(define_insn "zero_extendhisi2"[(set (match_operand:SI 0 "register_operand" "=r,r")(zero_extend:SI (match_operand:HI 1 "nonimmediate_operand" "r,m")))]"""@l.andi \t%0,%1,0xffff\t # zero_extendqisi2l.lhz \t%0,%1\t # zero_extendqisi2"[(set_attr "type" "logic,load")(set_attr "length" "1,1")]);;;; Shift/rotate operations;;(define_insn "ashlsi3"[(set (match_operand:SI 0 "register_operand" "=r,r")(ashift:SI (match_operand:SI 1 "register_operand" "r,r")(match_operand:SI 2 "nonmemory_operand" "r,L")))]"""@l.sll \t%0,%1,%2l.slli \t%0,%1,%2"[(set_attr "type" "shift,shift")(set_attr "length" "1,1")])(define_insn "ashrsi3"[(set (match_operand:SI 0 "register_operand" "=r,r")(ashiftrt:SI (match_operand:SI 1 "register_operand" "r,r")(match_operand:SI 2 "nonmemory_operand" "r,L")))]"""@l.sra \t%0,%1,%2l.srai \t%0,%1,%2"[(set_attr "type" "shift,shift")(set_attr "length" "1,1")])(define_insn "lshrsi3"[(set (match_operand:SI 0 "register_operand" "=r,r")(lshiftrt:SI (match_operand:SI 1 "register_operand" "r,r")(match_operand:SI 2 "nonmemory_operand" "r,L")))]"""@l.srl \t%0,%1,%2l.srli \t%0,%1,%2"[(set_attr "type" "shift,shift")(set_attr "length" "1,1")])(define_insn "rotrsi3"[(set (match_operand:SI 0 "register_operand" "=r,r")(rotatert:SI (match_operand:SI 1 "register_operand" "r,r")(match_operand:SI 2 "nonmemory_operand" "r,L")))]"TARGET_MASK_ROR""@l.ror \t%0,%1,%2l.rori \t%0,%1,%2"[(set_attr "type" "shift,shift")(set_attr "length" "1,1")]);;;; Logical bitwise operations;;(define_insn "andsi3"[(set (match_operand:SI 0 "register_operand" "=r,r")(and:SI (match_operand:SI 1 "register_operand" "%r,r")(match_operand:SI 2 "nonmemory_operand" "r,K")))]"""@l.and \t%0,%1,%2l.andi \t%0,%1,%2"[(set_attr "type" "logic,logic")(set_attr "length" "1,1")])(define_insn "iorsi3"[(set (match_operand:SI 0 "register_operand" "=r,r")(ior:SI (match_operand:SI 1 "register_operand" "%r,r")(match_operand:SI 2 "nonmemory_operand" "r,K")))]"""@l.or \t%0,%1,%2l.ori \t%0,%1,%2"[(set_attr "type" "logic,logic")(set_attr "length" "1,1")])(define_insn "xorsi3"[(set (match_operand:SI 0 "register_operand" "=r,r")(xor:SI (match_operand:SI 1 "register_operand" "%r,r")(match_operand:SI 2 "nonmemory_operand" "r,I")))]"""@l.xor \t%0,%1,%2l.xori \t%0,%1,%2"[(set_attr "type" "logic,logic")(set_attr "length" "1,1")])(define_insn "one_cmplqi2"[(set (match_operand:QI 0 "register_operand" "=r")(not:QI (match_operand:QI 1 "register_operand" "r")))]"""l.xori \t%0,%1,0x00ff"[(set_attr "type" "logic")(set_attr "length" "1")])(define_insn "one_cmplsi2"[(set (match_operand:SI 0 "register_operand" "=r")(not:SI (match_operand:SI 1 "register_operand" "r")))]"""l.xori \t%0,%1,0xffff"[(set_attr "type" "logic")(set_attr "length" "1")]);;;; Arithmetic operations;;(define_insn "negsi2"[(set (match_operand:SI 0 "register_operand" "=r")(neg:SI (match_operand:SI 1 "register_operand" "r")))]"""l.sub \t%0,r0,%1"[(set_attr "type" "add")(set_attr "length" "1")])(define_insn "addsi3"[(set (match_operand:SI 0 "register_operand" "=r,r")(plus:SI (match_operand:SI 1 "register_operand" "%r,r")(match_operand:SI 2 "nonmemory_operand" "r,I")))]"""@l.add \t%0,%1,%2l.addi \t%0,%1,%2"[(set_attr "type" "add,add")(set_attr "length" "1,1")])(define_insn "subsi3"[(set (match_operand:SI 0 "register_operand" "=r,r")(minus:SI (match_operand:SI 1 "register_operand" "r,r")(match_operand:SI 2 "nonmemory_operand" "r,I")))]"""@l.sub \t%0,%1,%2l.addi \t%0,%1,%n2"[(set_attr "type" "add,add")]);;;; mul and div;;(define_insn "mulsi3"[(set (match_operand:SI 0 "register_operand" "=r")(mult:SI (match_operand:SI 1 "register_operand" "r")(match_operand:SI 2 "register_operand" "r")))]"TARGET_HARD_MUL""l.mul \t%0,%1,%2"[(set_attr "type" "mul")(set_attr "length" "1")])(define_insn "divsi3"[(set (match_operand:SI 0 "register_operand" "=r")(div:SI (match_operand:SI 1 "register_operand" "r")(match_operand:SI 2 "register_operand" "r")))]"TARGET_HARD_DIV""l.div \t%0,%1,%2"[(set_attr "type" "mul")(set_attr "length" "1")])(define_insn "udivsi3"[(set (match_operand:SI 0 "register_operand" "=r")(udiv:SI (match_operand:SI 1 "register_operand" "r")(match_operand:SI 2 "register_operand" "r")))]"TARGET_HARD_DIV""l.divu \t%0,%1,%2"[(set_attr "type" "mul")(set_attr "length" "1")]);;;; jumps;;;; jump(define_expand "jump"[(set (pc)(label_ref (match_operand 0 "" "")))]"""{if (!TARGET_MASK_ALIGNED_JUMPS)emit_jump_insn (gen_jump_internal (operands[0]));elseemit_jump_insn (gen_jump_aligned (operands[0]));DONE;}")(define_insn "jump_internal"[(set (pc)(label_ref (match_operand 0 "" "")))]"!TARGET_MASK_ALIGNED_JUMPS""l.j \t%l0%("[(set_attr "type" "jump")(set_attr "length" "1")])(define_insn "jump_aligned"[(set (pc)(label_ref (match_operand 0 "" "")))]"TARGET_MASK_ALIGNED_JUMPS"".balignl 0x8,0x15000015,0x4\;l.j \t%l0%("[(set_attr "type" "jump")(set_attr "length" "1")]);; indirect jump(define_expand "indirect_jump"[(set (pc) (match_operand:SI 0 "register_operand" "r"))]"""{if (!TARGET_MASK_ALIGNED_JUMPS)emit_jump_insn (gen_indirect_jump_internal (operands[0]));elseemit_jump_insn (gen_indirect_jump_aligned (operands[0]));DONE;}")(define_insn "indirect_jump_internal"[(set (pc) (match_operand:SI 0 "register_operand" "r"))]"!TARGET_MASK_ALIGNED_JUMPS""l.jr \t%0%("[(set_attr "type" "jump")(set_attr "length" "1")])(define_insn "indirect_jump_aligned"[(set (pc) (match_operand:SI 0 "register_operand" "r"))]"TARGET_MASK_ALIGNED_JUMPS"".balignl 0x8,0x15000015,0x4\;l.jr \t%0%("[(set_attr "type" "jump")(set_attr "length" "1")]);;;; calls;;;; call(define_expand "call"[(parallel [(call (match_operand:SI 0 "sym_ref_mem_operand" "")(match_operand 1 "" "i"))(clobber (reg:SI 9))])]"""{if (!TARGET_MASK_ALIGNED_JUMPS)emit_call_insn (gen_call_internal (operands[0], operands[1]));elseemit_call_insn (gen_call_aligned (operands[0], operands[1]));DONE;}")(define_insn "call_internal"[(parallel [(call (match_operand:SI 0 "sym_ref_mem_operand" "")(match_operand 1 "" "i"))(clobber (reg:SI 9))])]"!TARGET_MASK_ALIGNED_JUMPS""l.jal \t%S0%("[(set_attr "type" "jump")(set_attr "length" "1")])(define_insn "call_aligned"[(parallel [(call (match_operand:SI 0 "sym_ref_mem_operand" "")(match_operand 1 "" "i"))(clobber (reg:SI 9))])]"TARGET_MASK_ALIGNED_JUMPS"".balignl 0x8,0x15000015,0x4\;l.jal \t%S0%("[(set_attr "type" "jump")(set_attr "length" "1")]);; call value(define_expand "call_value"[(parallel [(set (match_operand 0 "register_operand" "=r")(call (match_operand:SI 1 "sym_ref_mem_operand" "")(match_operand 2 "" "i")))(clobber (reg:SI 9))])]"""{if (!TARGET_MASK_ALIGNED_JUMPS)emit_call_insn (gen_call_value_internal (operands[0], operands[1], operands[2]));elseemit_call_insn (gen_call_value_aligned (operands[0], operands[1], operands[2]));DONE;}")(define_insn "call_value_internal"[(parallel [(set (match_operand 0 "register_operand" "=r")(call (match_operand:SI 1 "sym_ref_mem_operand" "")(match_operand 2 "" "i")))(clobber (reg:SI 9))])]"!TARGET_MASK_ALIGNED_JUMPS""l.jal \t%S1%("[(set_attr "type" "jump")(set_attr "length" "1")])(define_insn "call_value_aligned"[(parallel [(set (match_operand 0 "register_operand" "=r")(call (match_operand:SI 1 "sym_ref_mem_operand" "")(match_operand 2 "" "i")))(clobber (reg:SI 9))])]"TARGET_MASK_ALIGNED_JUMPS"".balignl 0x8,0x15000015,0x4\;l.jal \t%S1%("[(set_attr "type" "jump")(set_attr "length" "1")]);; indirect call value(define_expand "call_value_indirect"[(parallel [(set (match_operand 0 "register_operand" "=r")(call (mem:SI (match_operand:SI 1 "register_operand" "r"))(match_operand 2 "" "i")))(clobber (reg:SI 9))])]"""{if (!TARGET_MASK_ALIGNED_JUMPS)emit_call_insn (gen_call_value_indirect_internal (operands[0], operands[1], operands[2]));elseemit_call_insn (gen_call_value_indirect_aligned (operands[0], operands[1], operands[2]));DONE;}")(define_insn "call_value_indirect_internal"[(parallel [(set (match_operand 0 "register_operand" "=r")(call (mem:SI (match_operand:SI 1 "register_operand" "r"))(match_operand 2 "" "i")))(clobber (reg:SI 9))])]"!TARGET_MASK_ALIGNED_JUMPS""l.jalr \t%1%("[(set_attr "type" "jump")(set_attr "length" "1")])(define_insn "call_value_indirect_aligned"[(parallel [(set (match_operand 0 "register_operand" "=r")(call (mem:SI (match_operand:SI 1 "register_operand" "r"))(match_operand 2 "" "i")))(clobber (reg:SI 9))])]"TARGET_MASK_ALIGNED_JUMPS"".balignl 0x8,0x15000015,0x4\;l.jalr \t%1%("[(set_attr "type" "jump")(set_attr "length" "1")]);; indirect call(define_expand "call_indirect"[(parallel [(call (mem:SI (match_operand:SI 0 "register_operand" "r"))(match_operand 1 "" "i"))(clobber (reg:SI 9))])]"""{if (!TARGET_MASK_ALIGNED_JUMPS)emit_call_insn (gen_call_indirect_internal (operands[0], operands[1]));elseemit_call_insn (gen_call_indirect_aligned (operands[0], operands[1]));DONE;}")(define_insn "call_indirect_internal"[(parallel [(call (mem:SI (match_operand:SI 0 "register_operand" "r"))(match_operand 1 "" "i"))(clobber (reg:SI 9))])]"!TARGET_MASK_ALIGNED_JUMPS""l.jalr \t%0%("[(set_attr "type" "jump")(set_attr "length" "1")])(define_insn "call_indirect_aligned"[(parallel [(call (mem:SI (match_operand:SI 0 "register_operand" "r"))(match_operand 1 "" "i"))(clobber (reg:SI 9))])]"TARGET_MASK_ALIGNED_JUMPS"".balignl 0x8,0x15000015,0x4\;l.jalr \t%0%("[(set_attr "type" "jump")(set_attr "length" "1")]);; table jump(define_expand "tablejump"[(set (pc) (match_operand:SI 0 "register_operand" "r"))(use (label_ref (match_operand 1 "" "")))]"""{if (!TARGET_MASK_ALIGNED_JUMPS)emit_jump_insn (gen_tablejump_internal (operands[0], operands[1]));elseemit_jump_insn (gen_tablejump_aligned (operands[0], operands[1]));DONE;}")(define_insn "tablejump_internal"[(set (pc) (match_operand:SI 0 "register_operand" "r"))(use (label_ref (match_operand 1 "" "")))]"!TARGET_MASK_ALIGNED_JUMPS""l.jr \t%0%("[(set_attr "type" "jump")(set_attr "length" "1")])(define_insn "tablejump_aligned"[(set (pc) (match_operand:SI 0 "register_operand" "r"))(use (label_ref (match_operand 1 "" "")))]"TARGET_MASK_ALIGNED_JUMPS"".balignl 0x8,0x15000015,0x4\;l.jr \t%0%("[(set_attr "type" "jump")(set_attr "length" "1")]);; no-op(define_insn "nop"[(const_int 0)]"""l.nop"[(set_attr "type" "logic")(set_attr "length" "1")]);;;; floating point;;;; floating point arithmetic(define_insn "addsf3"[(set (match_operand:SF 0 "register_operand" "=r")(plus:SF (match_operand:SF 1 "register_operand" "r")(match_operand:SF 2 "register_operand" "r")))]"TARGET_HARD_FLOAT""lf.add.s\t%0,%1,%2"[(set_attr "type" "fp")(set_attr "length" "1")])(define_insn "adddf3"[(set (match_operand:DF 0 "register_operand" "=r")(plus:DF (match_operand:DF 1 "register_operand" "r")(match_operand:DF 2 "register_operand" "r")))]"TARGET_HARD_FLOAT && TARGET_DOUBLE_FLOAT""lf.add.d\t%0,%1,%2"[(set_attr "type" "fp")(set_attr "length" "1")])(define_insn "subsf3"[(set (match_operand:SF 0 "register_operand" "=r")(minus:SF (match_operand:SF 1 "register_operand" "r")(match_operand:SF 2 "register_operand" "r")))]"TARGET_HARD_FLOAT""lf.sub.s\t%0,%1,%2"[(set_attr "type" "fp")(set_attr "length" "1")])(define_insn "subdf3"[(set (match_operand:DF 0 "register_operand" "=r")(minus:DF (match_operand:DF 1 "register_operand" "r")(match_operand:DF 2 "register_operand" "r")))]"TARGET_HARD_FLOAT && TARGET_DOUBLE_FLOAT""lf.sub.d\t%0,%1,%2"[(set_attr "type" "fp")(set_attr "length" "1")])(define_insn "mulsf3"[(set (match_operand:SF 0 "register_operand" "=r")(mult:SF (match_operand:SF 1 "register_operand" "r")(match_operand:SF 2 "register_operand" "r")))]"TARGET_HARD_FLOAT""lf.mul.s\t%0,%1,%2"[(set_attr "type" "fp")(set_attr "length" "1")])(define_insn "muldf3"[(set (match_operand:DF 0 "register_operand" "=r")(mult:DF (match_operand:DF 1 "register_operand" "r")(match_operand:DF 2 "register_operand" "r")))]"TARGET_HARD_FLOAT && TARGET_DOUBLE_FLOAT""lf.mul.d\t%0,%1,%2"[(set_attr "type" "fp")(set_attr "length" "1")])(define_insn "divsf3"[(set (match_operand:SF 0 "register_operand" "=r")(div:SF (match_operand:SF 1 "register_operand" "r")(match_operand:SF 2 "register_operand" "r")))]"TARGET_HARD_FLOAT""lf.div.s\t%0,%1,%2"[(set_attr "type" "fp")(set_attr "length" "1")])(define_insn "divdf3"[(set (match_operand:DF 0 "register_operand" "=r")(div:DF (match_operand:DF 1 "register_operand" "r")(match_operand:DF 2 "register_operand" "r")))]"TARGET_HARD_FLOAT && TARGET_DOUBLE_FLOAT""lf.div.d\t%0,%1,%2"[(set_attr "type" "fp")(set_attr "length" "1")]);; Conversion between fixed point and floating point.(define_insn "floatsisf2"[(set (match_operand:SF 0 "register_operand" "=r")(float:SF (match_operand:SI 1 "register_operand" "r")))]"TARGET_HARD_FLOAT""lf.itof.s\t%0, %1"[(set_attr "type" "fp")(set_attr "length" "1")]);; not working(define_insn "fixunssfsi2"[(set (match_operand:SI 0 "register_operand" "=r")(fix:SI (match_operand:SF 1 "register_operand" "r")))]"TARGET_HARD_FLOAT""lf.ftoi.s\t%0, %1"[(set_attr "type" "fp")(set_attr "length" "1")]);; Local variables:;; mode:emacs-lisp;; comment-start: ";; ";; eval: (set-syntax-table (copy-sequence (syntax-table)));; eval: (modify-syntax-entry ?[ "(]");; eval: (modify-syntax-entry ?] ")[");; eval: (modify-syntax-entry ?{ "(}");; eval: (modify-syntax-entry ?} "){");; eval: (setq indent-tabs-mode t);; End:
Go to most recent revision | Compare with Previous | Blame | View Log