OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.2.2/] [gcc/] [testsuite/] [gcc.dg/] [cpp/] [if-sc.c] - Rev 405

Go to most recent revision | Compare with Previous | Blame | View Log

/* Copyright (C) 2000 Free Software Foundation, Inc.  */
 
/* { dg-do preprocess } */
 
/* Test that all operators correctly short circuit.  */
 
#if (2 || 3 / 0) != 1
#error		/* { dg-bogus "error" "|| short circuit" } */
#endif
 
#if 0 && 3 / 0
#error		/* { dg-bogus "error" "&& short circuit" } */
#endif
 
#if 1 ? 0 : 3 / 0
#error		/* { dg-bogus "error" "? : right short circuit" } */
#endif
 
#if 0 ? 3 / 0 : 2
#else
#error		/* { dg-bogus "error" "? : left short circuit" } */
#endif
 
#if -1 ? 0 && 3 / 0 : 3 / 0 + 5 == 5
#error		/* { dg-bogus "error" "nested short circuiting" } */
#endif
 

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.