OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.2.2/] [gcc/] [testsuite/] [gcc.dg/] [pragma-isr2.c] - Rev 455

Go to most recent revision | Compare with Previous | Blame | View Log

/* { dg-do compile { target h8300-*-* sh-*-* sh[1234ble]*-*-*} } */
/* { dg-options "-O" } */
/* This test case will check whether rte is generated only for isr.  */
#pragma interrupt
void isr()
{
}
void delay(int a)
{
}
int main()
{
  return 0;
}
 
/* { dg-final { scan-assembler-times "rte" 1} } */
 

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.