URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Subversion Repositories openrisc_me
[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.2.2/] [gcc/] [testsuite/] [gcc.target/] [mips/] [branch-1.c] - Rev 154
Compare with Previous | Blame | View Log
/* We should implement these "if" statements using an "andi" instruction followed by a branch on zero. */ /* { dg-mips-options "-O2 -mno-mips16" } */ void bar (void); void f1 (int x) { if (x & 4) bar (); } void f2 (int x) { if ((x >> 2) & 1) bar (); } void f3 (unsigned int x) { if (x & 0x10) bar (); } void f4 (unsigned int x) { if ((x >> 4) & 1) bar (); } /* { dg-final { scan-assembler "\tandi\t.*\tandi\t.*\tandi\t.*\tandi\t" } } */ /* { dg-final { scan-assembler-not "\tsrl\t" } } */ /* { dg-final { scan-assembler-not "\tsra\t" } } */