OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.2.2/] [gcc/] [testsuite/] [gcc.target/] [powerpc/] [indexed-addr.c] - Rev 149

Go to most recent revision | Compare with Previous | Blame | View Log

/* { dg-do compile { target { powerpc*-*-* } } } */
/* { dg-options "-O2" } */
 
/* { dg-final { scan-assembler "3,\.*3,\.*4" } }
 
/* Ensure that indexed address are output with base address in rA position
   and index in rB position.  */
 
char
do_one (char *base, unsigned long offset)
{
  return base[offset];
}
 
 

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.