URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Subversion Repositories openrisc_me
[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [config/] [arc/] [arc.opt] - Rev 282
Compare with Previous | Blame | View Log
; Options for the Argonaut ARC port of the compiler;; Copyright (C) 2005, 2007 Free Software Foundation, Inc.;; This file is part of GCC.;; GCC is free software; you can redistribute it and/or modify it under; the terms of the GNU General Public License as published by the Free; Software Foundation; either version 3, or (at your option) any later; version.;; GCC is distributed in the hope that it will be useful, but WITHOUT; ANY WARRANTY; without even the implied warranty of MERCHANTABILITY; or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public; License for more details.;; You should have received a copy of the GNU General Public License; along with GCC; see the file COPYING3. If not see; <http://www.gnu.org/licenses/>.malign-loopsTarget Undocumented Report Mask(ALIGN_LOOPS)mbig-endianTarget Undocumented Report RejectNegative Mask(BIG_ENDIAN)mlittle-endianTarget Undocumented Report RejectNegative InverseMask(BIG_ENDIAN)mmangle-cpuTarget Report Mask(MANGLE_CPU)Prepend the name of the cpu to all public symbol names; mmangle-cpu-libgcc; Target Undocumented Mask(MANGLE_CPU_LIBGC)mno-cond-execTarget Undocumented Report RejectNegative Mask(NO_COND_EXEC)mcpu=Target RejectNegative Joined Var(arc_cpu_string) Init("base")-mcpu=CPU Compile code for ARC variant CPUmtext=Target RejectNegative Joined Var(arc_text_string) Init(ARC_DEFAULT_TEXT_SECTION)-mtext=SECTION Put functions in SECTIONmdata=Target RejectNegative Joined Var(arc_data_string) Init(ARC_DEFAULT_DATA_SECTION)-mdata=SECTION Put data in SECTIONmrodata=Target RejectNegative Joined Var(arc_rodata_string) Init(ARC_DEFAULT_RODATA_SECTION)-mrodata=SECTION Put read-only data in SECTION
