URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Subversion Repositories openrisc_me
[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [config/] [mips/] [mips.opt] - Rev 282
Compare with Previous | Blame | View Log
; Options for the MIPS port of the compiler;; Copyright (C) 2005, 2007, 2008 Free Software Foundation, Inc.;; This file is part of GCC.;; GCC is free software; you can redistribute it and/or modify it under; the terms of the GNU General Public License as published by the Free; Software Foundation; either version 3, or (at your option) any later; version.;; GCC is distributed in the hope that it will be useful, but WITHOUT; ANY WARRANTY; without even the implied warranty of MERCHANTABILITY; or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public; License for more details.;; You should have received a copy of the GNU General Public License; along with GCC; see the file COPYING3. If not see; <http://www.gnu.org/licenses/>.mabi=Target RejectNegative Joined-mabi=ABI Generate code that conforms to the given ABImabicallsTarget Report Mask(ABICALLS)Generate code that can be used in SVR4-style dynamic objectsmadTarget Report Var(TARGET_MAD)Use PMC-style 'mad' instructionsmarch=Target RejectNegative Joined Var(mips_arch_string)-march=ISA Generate code for the given ISAmbranch-cost=Target RejectNegative Joined UInteger Var(mips_branch_cost)-mbranch-cost=COST Set the cost of branches to roughly COST instructionsmbranch-likelyTarget Report Mask(BRANCHLIKELY)Use Branch Likely instructions, overriding the architecture defaultmflip-mips16Target Report Var(TARGET_FLIP_MIPS16)Switch on/off MIPS16 ASE on alternating functions for compiler testingmcheck-zero-divisionTarget Report Mask(CHECK_ZERO_DIV)Trap on integer divide by zeromcode-readable=Target RejectNegative Joined-mcode-readable=SETTING Specify when instructions are allowed to access codemdivide-breaksTarget Report RejectNegative Mask(DIVIDE_BREAKS)Use branch-and-break sequences to check for integer divide by zeromdivide-trapsTarget Report RejectNegative InverseMask(DIVIDE_BREAKS, DIVIDE_TRAPS)Use trap instructions to check for integer divide by zeromdmxTarget Report RejectNegative Var(TARGET_MDMX)Allow the use of MDMX instructionsmdouble-floatTarget Report RejectNegative InverseMask(SINGLE_FLOAT, DOUBLE_FLOAT)Allow hardware floating-point instructions to cover both 32-bit and 64-bit operationsmdspTarget Report Mask(DSP)Use MIPS-DSP instructionsmdspr2Target Report Mask(DSPR2)Use MIPS-DSP REV 2 instructionsmdebugTarget Var(TARGET_DEBUG_MODE) UndocumentedmdebugdTarget Var(TARGET_DEBUG_D_MODE) UndocumentedmebTarget Report RejectNegative Mask(BIG_ENDIAN)Use big-endian byte ordermelTarget Report RejectNegative InverseMask(BIG_ENDIAN, LITTLE_ENDIAN)Use little-endian byte ordermembedded-dataTarget Report Var(TARGET_EMBEDDED_DATA)Use ROM instead of RAMmexplicit-relocsTarget Report Mask(EXPLICIT_RELOCS)Use NewABI-style %reloc() assembly operatorsmextern-sdataTarget Report Var(TARGET_EXTERN_SDATA) Init(1)Use -G for data that is not defined by the current objectmfix-r4000Target Report Mask(FIX_R4000)Work around certain R4000 erratamfix-r4400Target Report Mask(FIX_R4400)Work around certain R4400 erratamfix-r10000Target Report Mask(FIX_R10000)Work around certain R10000 erratamfix-sb1Target Report Var(TARGET_FIX_SB1)Work around errata for early SB-1 revision 2 coresmfix-vr4120Target Report Var(TARGET_FIX_VR4120)Work around certain VR4120 erratamfix-vr4130Target Report Var(TARGET_FIX_VR4130)Work around VR4130 mflo/mfhi erratamfix4300Target Report Var(TARGET_4300_MUL_FIX)Work around an early 4300 hardware bugmfp-exceptionsTarget Report Mask(FP_EXCEPTIONS)FP exceptions are enabledmfp32Target Report RejectNegative InverseMask(FLOAT64)Use 32-bit floating-point registersmfp64Target Report RejectNegative Mask(FLOAT64)Use 64-bit floating-point registersmflush-func=Target RejectNegative Joined Var(mips_cache_flush_func) Init(CACHE_FLUSH_FUNC)-mflush-func=FUNC Use FUNC to flush the cache before calling stack trampolinesmfused-maddTarget Report Mask(FUSED_MADD)Generate floating-point multiply-add instructionsmgp32Target Report RejectNegative InverseMask(64BIT)Use 32-bit general registersmgp64Target Report RejectNegative Mask(64BIT)Use 64-bit general registersmgpoptTarget Report Var(TARGET_GPOPT) Init(1)Use GP-relative addressing to access small datampltTarget Report Var(TARGET_PLT)When generating -mabicalls code, allow executables to use PLTs and copy relocationsmhard-floatTarget Report RejectNegative InverseMask(SOFT_FLOAT_ABI, HARD_FLOAT_ABI)Allow the use of hardware floating-point ABI and instructionsminterlink-mips16Target Report Var(TARGET_INTERLINK_MIPS16) Init(0)Generate code that can be safely linked with MIPS16 code.mipsTarget RejectNegative Joined-mipsN Generate code for ISA level Nmips16Target Report RejectNegative Mask(MIPS16)Generate MIPS16 codemips3dTarget Report RejectNegative Mask(MIPS3D)Use MIPS-3D instructionsmllscTarget Report Mask(LLSC)Use ll, sc and sync instructionsmlocal-sdataTarget Report Var(TARGET_LOCAL_SDATA) Init(1)Use -G for object-local datamlong-callsTarget Report Var(TARGET_LONG_CALLS)Use indirect callsmlong32Target Report RejectNegative InverseMask(LONG64, LONG32)Use a 32-bit long typemlong64Target Report RejectNegative Mask(LONG64)Use a 64-bit long typemmcount-ra-addressTarget Report Var(TARGET_MCOUNT_RA_ADDRESS)Pass the address of the ra save location to _mcount in $12mmemcpyTarget Report Mask(MEMCPY)Don't optimize block movesmmips-tfileTargetUse the mips-tfile postpassmmtTarget Report Var(TARGET_MT)Allow the use of MT instructionsmno-flush-funcTarget RejectNegativeDo not use a cache-flushing function before calling stack trampolinesmno-mdmxTarget Report RejectNegative InverseVar(MDMX)Do not use MDMX instructionsmno-mips16Target Report RejectNegative InverseMask(MIPS16)Generate normal-mode codemno-mips3dTarget Report RejectNegative InverseMask(MIPS3D)Do not use MIPS-3D instructionsmpaired-singleTarget Report Mask(PAIRED_SINGLE_FLOAT)Use paired-single floating-point instructionsmr10k-cache-barrier=Target Joined RejectNegative-mr10k-cache-barrier=SETTING Specify when r10k cache barriers should be insertedmrelax-pic-callsTarget Report Mask(RELAX_PIC_CALLS)Try to allow the linker to turn PIC calls into direct callsmsharedTarget Report Var(TARGET_SHARED) Init(1)When generating -mabicalls code, make the code suitable for use in shared librariesmsingle-floatTarget Report RejectNegative Mask(SINGLE_FLOAT)Restrict the use of hardware floating-point instructions to 32-bit operationsmsmartmipsTarget Report Mask(SMARTMIPS)Use SmartMIPS instructionsmsoft-floatTarget Report RejectNegative Mask(SOFT_FLOAT_ABI)Prevent the use of all hardware floating-point instructionsmsplit-addressesTarget Report Mask(SPLIT_ADDRESSES)Optimize lui/addiu address loadsmsym32Target Report Var(TARGET_SYM32)Assume all symbols have 32-bit valuesmsynciTarget Report Mask(SYNCI)Use synci instruction to invalidate i-cachemtune=Target RejectNegative Joined Var(mips_tune_string)-mtune=PROCESSOR Optimize the output for PROCESSORmuninit-const-in-rodataTarget Report Var(TARGET_UNINIT_CONST_IN_RODATA)Put uninitialized constants in ROM (needs -membedded-data)mvr4130-alignTarget Report Mask(VR4130_ALIGN)Perform VR4130-specific alignment optimizationsmxgotTarget Report Var(TARGET_XGOT)Lift restrictions on GOT size
