OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [config/] [or32/] [or32-modes.def] - Rev 297

Go to most recent revision | Compare with Previous | Blame | View Log

/* Definitions of target machine for GNU compiler, for IBM RS/6000.
   Copyright (C) 2002, 2003 Free Software Foundation, Inc.
   Contributed by Richard Kenner (kenner@vlsi1.ultra.nyu.edu)

   This file is part of GCC.

   GCC is free software; you can redistribute it and/or modify it
   under the terms of the GNU General Public License as published
   by the Free Software Foundation; either version 2, or (at your
   option) any later version.

   GCC is distributed in the hope that it will be useful, but WITHOUT
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
   or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
   License for more details.

   You should have received a copy of the GNU General Public License
   along with GCC; see the file COPYING.  If not, write to the
   Free Software Foundation, 59 Temple Place - Suite 330, Boston,
   MA 02111-1307, USA.  */

/* Add any extra modes needed to represent the condition code.
 */

CC_MODE (CCEQ);
CC_MODE (CCNE);

CC_MODE (CCLE);
CC_MODE (CCGE);
CC_MODE (CCLT);
CC_MODE (CCGT);

CC_MODE (CCLEU);
CC_MODE (CCGEU);
CC_MODE (CCLTU);
CC_MODE (CCGTU);

CC_MODE(CCFP);
CC_MODE(CCUNS);

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.