OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [config/] [rs6000/] [driver-rs6000.c] - Rev 282

Compare with Previous | Blame | View Log

/* Subroutines for the gcc driver.
   Copyright (C) 2007, 2008, 2009 Free Software Foundation, Inc.
 
This file is part of GCC.
 
GCC is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 3, or (at your option)
any later version.
 
GCC is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.
 
You should have received a copy of the GNU General Public License
along with GCC; see the file COPYING3.  If not see
<http://www.gnu.org/licenses/>.  */
 
#include "config.h"
#include "system.h"
#include "coretypes.h"
#include "tm.h"
#include <stdlib.h>
 
#ifdef _AIX
# include <sys/systemcfg.h>
#endif
 
#ifdef __linux__
# include <link.h>
#endif
 
#if defined (__APPLE__) || (__FreeBSD__)
# include <sys/types.h>
# include <sys/sysctl.h>
#endif
 
const char *host_detect_local_cpu (int argc, const char **argv);
 
#if GCC_VERSION >= 0
 
/* Returns parameters that describe L1_ASSOC associative cache of size
   L1_SIZEKB with lines of size L1_LINE, and L2_SIZEKB.  */
 
static char *
describe_cache (unsigned l1_sizekb, unsigned l1_line,
		unsigned l1_assoc ATTRIBUTE_UNUSED, unsigned l2_sizekb)
{
  char l1size[1000], line[1000], l2size[1000];
 
  /* At the moment, gcc middle-end does not use the information about the
     associativity of the cache.  */
 
  sprintf (l1size, "--param l1-cache-size=%u", l1_sizekb);
  sprintf (line, "--param l1-cache-line-size=%u", l1_line);
  sprintf (l2size, "--param l2-cache-size=%u", l2_sizekb);
 
  return concat (l1size, " ", line, " ", l2size, " ", NULL);
}
 
#ifdef __APPLE__
 
/* Returns the description of caches on Darwin.  */
 
static char *
detect_caches_darwin (void)
{
  unsigned l1_sizekb, l1_line, l1_assoc, l2_sizekb;
  size_t len = 4;
  static int l1_size_name[2] = { CTL_HW, HW_L1DCACHESIZE };
  static int l1_line_name[2] = { CTL_HW, HW_CACHELINE };
  static int l2_size_name[2] = { CTL_HW, HW_L2CACHESIZE };
 
  sysctl (l1_size_name, 2, &l1_sizekb, &len, NULL, 0);
  sysctl (l1_line_name, 2, &l1_line, &len, NULL, 0);
  sysctl (l2_size_name, 2, &l2_sizekb, &len, NULL, 0);
  l1_assoc = 0;
 
  return describe_cache (l1_sizekb / 1024, l1_line, l1_assoc,
			 l2_sizekb / 1024);
}
 
static const char *
detect_processor_darwin (void)
{
  unsigned int proc;
  size_t len = 4;
 
  sysctlbyname ("hw.cpusubtype", &proc, &len, NULL, 0);
 
  if (len > 0)
    switch (proc)
      {
      case 1:
	return "601";
      case 2:
	return "602";
      case 3:
	return "603";
      case 4:
      case 5:
	return "603e";
      case 6:
	return "604";
      case 7:
	return "604e";
      case 8:
	return "620";
      case 9:
	return "750";
      case 10:
	return "7400";
      case 11:
	return "7450";
      case 100:
	return "970";
      default:
	return "powerpc";
      }
 
  return "powerpc";
}
 
#endif /* __APPLE__ */
 
#ifdef __FreeBSD__
 
/* Returns the description of caches on FreeBSD PPC.  */
 
static char *
detect_caches_freebsd (void)
{
  unsigned l1_sizekb, l1_line, l1_assoc, l2_sizekb;
  size_t len = 4;
 
  /* Currently, as of FreeBSD-7.0, there is only the cacheline_size
     available via sysctl.  */
  sysctlbyname ("machdep.cacheline_size", &l1_line, &len, NULL, 0);
 
  l1_sizekb = 32;
  l1_assoc = 0;
  l2_sizekb = 512;
 
  return describe_cache (l1_sizekb, l1_line, l1_assoc, l2_sizekb);
}
 
/* Currently returns default powerpc.  */
static const char *
detect_processor_freebsd (void)
{
  return "powerpc";
}
 
#endif /* __FreeBSD__  */
 
#ifdef __linux__
 
/* Returns AT_PLATFORM if present, otherwise generic PowerPC.  */
 
static const char *
elf_platform (void)
{
  int fd;
 
  fd = open ("/proc/self/auxv", O_RDONLY);
 
  if (fd != -1)
    {
      char buf[1024];
      ElfW(auxv_t) *av;
      ssize_t n;
 
      n = read (fd, buf, sizeof (buf));
      close (fd);
 
      if (n > 0)
	{
	  for (av = (ElfW(auxv_t) *) buf; av->a_type != AT_NULL; ++av)
	    switch (av->a_type)
	      {
	      case AT_PLATFORM:
		return (const char *) av->a_un.a_val;
 
	      default:
		break;
	      }
	}
    }
  return NULL;
}
 
/* Returns AT_PLATFORM if present, otherwise generic 32.  */
 
static int
elf_dcachebsize (void)
{
  int fd;
 
  fd = open ("/proc/self/auxv", O_RDONLY);
 
  if (fd != -1)
    {
      char buf[1024];
      ElfW(auxv_t) *av;
      ssize_t n;
 
      n = read (fd, buf, sizeof (buf));
      close (fd);
 
      if (n > 0)
	{
	  for (av = (ElfW(auxv_t) *) buf; av->a_type != AT_NULL; ++av)
	    switch (av->a_type)
	      {
	      case AT_DCACHEBSIZE:
		return av->a_un.a_val;
 
	      default:
		break;
	      }
	}
    }
  return 32;
}
 
/* Returns the description of caches on Linux.  */
 
static char *
detect_caches_linux (void)
{
  unsigned l1_sizekb, l1_line, l1_assoc, l2_sizekb;
  const char *platform;
 
  platform = elf_platform ();
 
  if (platform != NULL)
    {
      l1_line = 128;
 
      if (platform[5] == '6')
	/* POWER6 and POWER6x */
	l1_sizekb = 64;
      else
	l1_sizekb = 32;
    }
  else
    {
      l1_line = elf_dcachebsize ();
      l1_sizekb = 32;
    }
 
  l1_assoc = 0;
  l2_sizekb = 512;
 
  return describe_cache (l1_sizekb, l1_line, l1_assoc, l2_sizekb);
}
 
static const char *
detect_processor_linux (void)
{
  const char *platform;
 
  platform = elf_platform ();
 
  if (platform != NULL)
    return platform;
  else
    return "powerpc";
}
 
#endif /* __linux__ */
 
#ifdef _AIX
/* Returns the description of caches on AIX.  */
 
static char *
detect_caches_aix (void)
{
  unsigned l1_sizekb, l1_line, l1_assoc, l2_sizekb;
 
  l1_sizekb = _system_configuration.dcache_size / 1024;
  l1_line = _system_configuration.dcache_line;
  l1_assoc = _system_configuration.dcache_asc;
  l2_sizekb = _system_configuration.L2_cache_size / 1024;
 
  return describe_cache (l1_sizekb, l1_line, l1_assoc, l2_sizekb);
}
 
 
/* Returns the processor implementation on AIX.  */
 
static const char *
detect_processor_aix (void)
{
  switch (_system_configuration.implementation)
    {
    case 0x0001:
      return "rios1";
 
    case 0x0002:
      return "rsc";
 
    case 0x0004:
      return "rios2";
 
    case 0x0008:
      return "601";
 
    case 0x0020:
      return "603";
 
    case 0x0010:
      return "604";
 
    case 0x0040:
      return "620";
 
    case 0x0080:
      return "630";
 
    case 0x0100:
    case 0x0200:
    case 0x0400:
      return "rs64";
 
    case 0x0800:
      return "power4";
 
    case 0x2000:
      if (_system_configuration.version == 0x0F0000)
	return "power5";
      else
	return "power5+";
 
    case 0x4000:
      return "power6";
 
    default:
      return "powerpc";
    }
}
#endif /* _AIX */
 
 
/*
 * Array to map -mcpu=native names to the switches passed to the assembler.
 * This list mirrors the specs in ASM_CPU_SPEC, and any changes made here
 * should be made there as well.
 */
 
struct asm_name {
  const char *cpu;
  const char *asm_sw;
};
 
static const struct asm_name asm_names[] = {
#if defined (_AIX)
  { "power3",	"-m620" },
  { "power4",	"-mpwr4" },
  { "power5",	"-mpwr5" },
  { "power5+",	"-mpwr5x" },
  { "power6",	"-mpwr6" },
  { "power6x",	"-mpwr6" },
  { "power7",	"-mpwr7" },
  { "powerpc",	"-mppc" },
  { "rs64a",	"-mppc" },
  { "603",	"-m603" },
  { "603e",	"-m603" },
  { "604",	"-m604" },
  { "604e",	"-m604" },
  { "620",	"-m620" },
  { "630",	"-m620" },
  { "970",	"-m970" },
  { "G5",	"-m970" },
  { NULL,	"\
%{!maix64: \
%{mpowerpc64: -mppc64} \
%{maltivec: -m970} \
%{!maltivec: %{!mpower64: %(asm_default)}}}" },
 
#else
  { "common",	"-mcom" },
  { "cell",	"-mcell" },
  { "power",	"-mpwr" },
  { "power2",	"-mpwrx" },
  { "power3",	"-mppc64" },
  { "power4",	"-mpower4" },
  { "power5",	"%(asm_cpu_power5)" },
  { "power5+",	"%(asm_cpu_power5)" },
  { "power6",	"%(asm_cpu_power6) -maltivec" },
  { "power6x",	"%(asm_cpu_power6) -maltivec" },
  { "power7",	"%(asm_cpu_power7)" },
  { "powerpc",	"-mppc" },
  { "rios",	"-mpwr" },
  { "rios1",	"-mpwr" },
  { "rios2",	"-mpwrx" },
  { "rsc",	"-mpwr" },
  { "rsc1",	"-mpwr" },
  { "rs64a",	"-mppc64" },
  { "401",	"-mppc" },
  { "403",	"-m403" },
  { "405",	"-m405" },
  { "405fp",	"-m405" },
  { "440",	"-m440" },
  { "440fp",	"-m440" },
  { "464",	"-m440" },
  { "464fp",	"-m440" },
  { "505",	"-mppc" },
  { "601",	"-m601" },
  { "602",	"-mppc" },
  { "603",	"-mppc" },
  { "603e",	"-mppc" },
  { "ec603e",	"-mppc" },
  { "604",	"-mppc" },
  { "604e",	"-mppc" },
  { "620",	"-mppc64" },
  { "630",	"-mppc64" },
  { "740",	"-mppc" },
  { "750",	"-mppc" },
  { "G3",	"-mppc" },
  { "7400",	"-mppc -maltivec" },
  { "7450",	"-mppc -maltivec" },
  { "G4",	"-mppc -maltivec" },
  { "801",	"-mppc" },
  { "821",	"-mppc" },
  { "823",	"-mppc" },
  { "860",	"-mppc" },
  { "970",	"-mpower4 -maltivec" },
  { "G5",	"-mpower4 -maltivec" },
  { "8540",	"-me500" },
  { "8548",	"-me500" },
  { "e300c2",	"-me300" },
  { "e300c3",	"-me300" },
  { "e500mc",	"-me500mc" },
  { NULL,	"\
%{mpower: %{!mpower2: -mpwr}} \
%{mpower2: -mpwrx} \
%{mpowerpc64*: -mppc64} \
%{!mpowerpc64*: %{mpowerpc*: -mppc}} \
%{mno-power: %{!mpowerpc*: -mcom}} \
%{!mno-power: %{!mpower*: %(asm_default)}}" },
#endif
};
 
/* This will be called by the spec parser in gcc.c when it sees
   a %:local_cpu_detect(args) construct.  Currently it will be called
   with either "arch" or "tune" as argument depending on if -march=native
   or -mtune=native is to be substituted.
 
   Additionally it will be called with "asm" to select the appropriate flags
   for the assembler.
 
   It returns a string containing new command line parameters to be
   put at the place of the above two options, depending on what CPU
   this is executed.
 
   ARGC and ARGV are set depending on the actual arguments given
   in the spec.  */
const char *
host_detect_local_cpu (int argc, const char **argv)
{
  const char *cpu = NULL;
  const char *cache = "";
  const char *options = "";
  bool arch;
  bool assembler;
  size_t i;
 
  if (argc < 1)
    return NULL;
 
  arch = strcmp (argv[0], "cpu") == 0;
  assembler = (!arch && strcmp (argv[0], "asm") == 0);
  if (!arch && !assembler && strcmp (argv[0], "tune"))
    return NULL;
 
  if (! assembler)
    {
#if defined (_AIX)
      cache = detect_caches_aix ();
#elif defined (__APPLE__)
      cache = detect_caches_darwin ();
#elif defined (__FreeBSD__)
      cache = detect_caches_freebsd ();
      /* FreeBSD PPC does not provide any cache information yet.  */
      cache = "";
#elif defined (__linux__)
      cache = detect_caches_linux ();
      /* PPC Linux does not provide any cache information yet.  */
      cache = "";
#else
      cache = "";
#endif
    }
 
#if defined (_AIX)
  cpu = detect_processor_aix ();
#elif defined (__APPLE__)
  cpu = detect_processor_darwin ();
#elif defined (__FreeBSD__)
  cpu = detect_processor_freebsd ();
#elif defined (__linux__)
  cpu = detect_processor_linux ();
#else
  cpu = "powerpc";
#endif
 
  if (assembler)
    {
      for (i = 0; i < sizeof (asm_names) / sizeof (asm_names[0]); i++)
	{
	  if (!asm_names[i].cpu || !strcmp (asm_names[i].cpu, cpu))
	    return asm_names[i].asm_sw;
	}
 
      return NULL;
    }
 
  return concat (cache, "-m", argv[0], "=", cpu, " ", options, NULL);
}
 
#else /* GCC_VERSION */
 
/* If we aren't compiling with GCC we just provide a minimal
   default value.  */
const char *
host_detect_local_cpu (int argc, const char **argv)
{
  const char *cpu;
  bool arch;
 
  if (argc < 1)
    return NULL;
 
  arch = strcmp (argv[0], "cpu") == 0;
  if (!arch && strcmp (argv[0], "tune"))
    return NULL;
 
  if (arch)
    cpu = "powerpc";
 
  return concat ("-m", argv[0], "=", cpu, NULL);
}
 
#endif /* GCC_VERSION */
 
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.