URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Subversion Repositories openrisc_me
[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [config/] [rs6000/] [rs6000-modes.def] - Rev 282
Compare with Previous | Blame | View Log
/* Definitions of target machine for GNU compiler, for IBM RS/6000.Copyright (C) 2002, 2003, 2004, 2007 Free Software Foundation, Inc.Contributed by Richard Kenner (kenner@vlsi1.ultra.nyu.edu)This file is part of GCC.GCC is free software; you can redistribute it and/or modify itunder the terms of the GNU General Public License as publishedby the Free Software Foundation; either version 3, or (at youroption) any later version.GCC is distributed in the hope that it will be useful, but WITHOUTANY WARRANTY; without even the implied warranty of MERCHANTABILITYor FITNESS FOR A PARTICULAR PURPOSE. See the GNU General PublicLicense for more details.You should have received a copy of the GNU General Public Licensealong with GCC; see the file COPYING3. If not see<http://www.gnu.org/licenses/>. *//* 128-bit floating point. ABI_V4 uses IEEE quad, AIX/Darwinadjust this in rs6000_override_options. */FLOAT_MODE (TF, 16, ieee_quad_format);/* PSImode is used for the XER register. The XER registeris not used for anything; perhaps it should be deleted,except that that would change register numbers. */PARTIAL_INT_MODE (SI);/* Add any extra modes needed to represent the condition code.For the RS/6000, we need separate modes when unsigned (logical) comparisonsare being done and we need a separate mode for floating-point. We alsouse a mode for the case when we are comparing the results of twocomparisons, as then only the EQ bit is valid in the register. */CC_MODE (CCUNS);CC_MODE (CCFP);CC_MODE (CCEQ);/* Vector modes. */VECTOR_MODES (INT, 8); /* V8QI V4HI V2SI */VECTOR_MODES (INT, 16); /* V16QI V8HI V4SI V2DI */VECTOR_MODE (INT, DI, 1);VECTOR_MODES (FLOAT, 8); /* V4HF V2SF */VECTOR_MODES (FLOAT, 16); /* V8HF V4SF V2DF */
