OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [config/] [score/] [score-generic.md] - Rev 327

Go to most recent revision | Compare with Previous | Blame | View Log

;;  Machine description for Sunplus S+CORE
;;  Sunplus S+CORE Pipeline Description
;;  Copyright (C) 2005, 2007
;;  Free Software Foundation, Inc.
;;  Contributed by Sunnorth.

;; This file is part of GCC.

;; GCC is free software; you can redistribute it and/or modify
;; it under the terms of the GNU General Public License as published by
;; the Free Software Foundation; either version 3, or (at your option)
;; any later version.

;; GCC is distributed in the hope that it will be useful,
;; but WITHOUT ANY WARRANTY; without even the implied warranty of
;; MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
;; GNU General Public License for more details.

;; You should have received a copy of the GNU General Public License
;; along with GCC; see the file COPYING3.  If not see
;; <http://www.gnu.org/licenses/>.

(define_automaton "score")

(define_cpu_unit "core" "score")

(define_insn_reservation "memory" 3
                         (eq_attr "type" "load")
                         "core")

(define_insn_reservation "mul" 3
                         (eq_attr "type" "mul,div")
                         "core")

(define_insn_reservation "fce" 1
                         (eq_attr "type" "fce")
                         "core")

(define_insn_reservation "tsr" 1
                         (eq_attr "type" "tsr,fsr")
                         "core")

(define_insn_reservation "up_c" 1
                         (eq_attr "up_c" "yes")
                         "core")

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.