URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Subversion Repositories openrisc_me
[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [g++.dg/] [opt/] [conj1.C] - Rev 316
Go to most recent revision | Compare with Previous | Blame | View Log
// PR target/5740
// This testcase ICEd on SPARC -m64 because emit_group_load tried
// to move a DFmode register into DImode register directly.
// { dg-do compile }
// { dg-options "-O2" }
struct C
{
C (double y, double z) { __real__ x = y; __imag__ x = z; }
double r () const { return __real__ x; }
double i () const { return __imag__ x; }
__complex__ double x;
};
C conj (const C& z)
{
return C (z.r (), -z.i ());
}
Go to most recent revision | Compare with Previous | Blame | View Log