OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.dg/] [guality/] [pr41404-1.c] - Rev 329

Go to most recent revision | Compare with Previous | Blame | View Log

/* PR debug/41404 */
/* { dg-do run } */
/* { dg-options "-g" } */
 
__attribute__ ((noinline))
int bar1 (int i)
{
  const char *foo = "foo";
  asm volatile ("" : "+r" (i) : : "memory");
  i++;	/* { dg-final { gdb-test 10 "*foo" "'f'" } } */
  asm volatile ("" : "+r" (i) : : "memory");
  foo = "bar";
  asm volatile ("" : "+r" (i) : : "memory");
  i++;	/* { dg-final { gdb-test 14 "*foo" "'b'" } } */
  asm volatile ("" : "+r" (i) : : "memory");
  return i;
}
 
__attribute__ ((noinline))
int bar2 (int i)
{
  const char *foo = "foo";
  asm volatile ("" : "+r" (i) : : "memory");
  i++;	/* { dg-final { gdb-test 24 "*foo" "'f'" } } */
  asm volatile ("" : "+r" (i) : : "memory");
  return i;
}
 
__attribute__ ((noinline))
const char *baz (int i)
{
  return i ? "foo" : "bar";
}
 
int
main (void)
{
  bar1 (6);
  bar2 (6);
  return 0;
}
 

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.