OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.dg/] [pr38245-3.c] - Rev 298

Compare with Previous | Blame | View Log

/* PR rtl-optimization/38245 */
/* { dg-do run } */
/* { dg-additional-sources "pr38245-4.c" } */
/* { dg-options "-O2" } */
 
#include "pr38245-3.h"
 
extern void abort (void);
 
struct A { int i, j; union { short s[4]; long long l; }; char pad[512]; } a;
int globv = 6;
 
void __attribute__((noinline))
f1 (void)
{
  a.s[2] = b1 (6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21,
	       6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21);
  a.l = 6;
}
 
void __attribute__((noinline))
f2 (void)
{
  a.s[2] = b2 (6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21,
	       6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21);
  a.l = 6;
}
 
void __attribute__((noinline))
f3 (void)
{
  struct B b = { 30, 31, { 32, 33 } };
  a.s[2] = b3 (6, 7, 8, 9, 10, 11, 12, b, 14, b, 16, b, 18, 19, 20, 21,
	       6, b, 8, b, 10, 11, 12, 13, 14, b, 16, b, 18, 19, 20, 21);
  a.l = 6;
}
 
void __attribute__((noinline))
f4 (void)
{
  struct B b = { 30, 31, { 32, 33 } };
  a.s[2] = b4 (6, 7, 8, 9, 10, 11, 12, b, 14, b, 16, b, 18, 19, 20, 21,
	       6, b, 8, b, 10, 11, 12, 13, 14, b, 16, b, 18, 19, 20, 21);
  a.l = 6;
}
 
void __attribute__((noinline))
f5 (void)
{
  a.s[2] = b5 (6.0, 7, 8, 9, 10, 11, 21.0, 22.0, 23.0);
  a.l = 6;
}
 
void __attribute__((noinline))
f6 (void)
{
  a.s[2] = b6 (6.0, 7, 8, 9, 10, 11, 21.0, 22.0, 23.0);
  a.l = 6;
}
 
void __attribute__((noinline))
f7 (void)
{
  a.s[2] = b7 (6, 7);
  a.l = 6;
}
 
void __attribute__((noinline))
f8 (void)
{
  a.s[2] = b8 (6, 7);
  a.l = 6;
}
 
void __attribute__((noinline))
f9 (void)
{
  a.s[2] = b9 (6, 7, 8, 9, 10, 11, 12);
  a.l = 6;
}
 
void __attribute__((noinline))
f10 (void)
{
  a.s[2] = b10 (6, 7, 8, 9, 10, 11, 12);
  a.l = 6;
}
 
int
main (void)
{
  char buf[256];
  int i;
  for (i = 0; i < (int) sizeof buf; i++)
    buf[i] = i;
  asm volatile ("" : : "r" (buf) : "memory");
  f1 ();
  f2 ();
  f3 ();
  f4 ();
  f5 ();
  f6 ();
  f7 ();
  f8 ();
  f9 ();
  f10 ();
  asm volatile ("" : : "r" (buf) : "memory");
  for (i = 0; i < (int) sizeof buf; i++)
    if (buf[i] != (char) i)
      abort ();
  return 0;
}
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.