URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Subversion Repositories openrisc_me
[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.dg/] [pragma-isr.c] - Rev 298
Compare with Previous | Blame | View Log
/* { dg-do compile { target h8300-*-* sh-*-* sh[1234ble]*-*-* } } */ /* { dg-options "-O3" } */ /* Test case will check whether rte is generated for two ISRs*/ extern void foo(); #pragma interrupt void isr1(void) { foo(); } #pragma interrupt void isr2(void) { foo(); } /* { dg-final { scan-assembler-times "rte" 2} } */