OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.dg/] [tree-ssa/] [vrp14.c] - Rev 300

Go to most recent revision | Compare with Previous | Blame | View Log

/* { dg-do run } */
/* { dg-options "-O2" } */
/* { dg-require-effective-target int32plus } */
 
struct tree_decl
{
  union tree_decl_u1 {
    int f;
    long i;
    struct tree_decl_u1_a {
      unsigned int align : 24;
      unsigned int off_align : 8;
    } a;
  } u1;
};
 
extern void abort (void);
 
unsigned int
assemble_variable (struct tree_decl decl)
{
  unsigned int align;
 
  align = decl.u1.a.align;
 
  if (align > (1 << ((8 * 4) < 64 ? (8 * 4) - 2 : 62)))
    align = (1 << ((8 * 4) < 64 ? (8 * 4) - 2 : 62));
 
  /* VRP should not be propagating 0 to the RHS of this assignment.
     But it was erroneously applying a cast operation between types of
     different precision.  align is an unsigned int with range [0,
     0x4000000] but the .align field holds only 24 bits.  So the cast
     was returning a [0, 0] range.  */
  decl.u1.a.align = align;
 
  return decl.u1.a.align;
}
 
main ()
{
  struct tree_decl decl;
  decl.u1.a.align = 13;
  unsigned int x = assemble_variable (decl);
  if (x == 0)
    abort ();
  return 0;
}
 

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.