OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [arm/] [interrupt-1.c] - Rev 414

Go to most recent revision | Compare with Previous | Blame | View Log

/* Verify that prologue and epilogue are correct for functions with
   __attribute__ ((interrupt)).  */
/* { dg-do compile } */
/* { dg-options "-O0" } */
 
/* This test is not valid when -mthumb.  We just cheat.  */
#ifndef __thumb__
extern void bar (int);
extern void foo (void) __attribute__ ((interrupt("IRQ")));
 
void foo ()
{
  bar (0);
}
#else
void foo ()
{
  asm ("stmfd\tsp!, {r0, r1, r2, r3, r4, fp, ip, lr}");
  asm ("ldmfd\tsp!, {r0, r1, r2, r3, r4, fp, ip, pc}^");
}
#endif
/* { dg-final { scan-assembler "stmfd\tsp!, {r0, r1, r2, r3, r4, fp, ip, lr}" } } */
/* { dg-final { scan-assembler "ldmfd\tsp!, {r0, r1, r2, r3, r4, fp, ip, pc}\\^" } } */
 

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.