URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Subversion Repositories openrisc_me
[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [arm/] [neon/] [vfp-shift-a2t2.c] - Rev 326
Go to most recent revision | Compare with Previous | Blame | View Log
/* Check that NEON vector shifts support immediate values == size. /* /* { dg-do compile } */ /* { dg-require-effective-target arm_neon_ok } */ /* { dg-options "-save-temps -mfpu=neon -mfloat-abi=softfp" } */ #include <arm_neon.h> uint16x8_t test_vshll_n_u8 (uint8x8_t a) { return vshll_n_u8(a, 8); } uint32x4_t test_vshll_n_u16 (uint16x4_t a) { return vshll_n_u16(a, 16); } uint64x2_t test_vshll_n_u32 (uint32x2_t a) { return vshll_n_u32(a, 32); } /* { dg-final { scan-assembler "vshll\.u16\[ \]+\[qQ\]\[0-9\]+, \[dD\]\[0-9\]+, #\[0-9\]+!?\(\[ \]+@\[a-zA-Z0-9 \]+\)?\n" } } */ /* { dg-final { scan-assembler "vshll\.u32\[ \]+\[qQ\]\[0-9\]+, \[dD\]\[0-9\]+, #\[0-9\]+!?\(\[ \]+@\[a-zA-Z0-9 \]+\)?\n" } } */ /* { dg-final { scan-assembler "vshll\.u8\[ \]+\[qQ\]\[0-9\]+, \[dD\]\[0-9\]+, #\[0-9\]+!?\(\[ \]+@\[a-zA-Z0-9 \]+\)?\n" } } */ /* { dg-final { cleanup-saved-temps } } */
Go to most recent revision | Compare with Previous | Blame | View Log